



Integrated Device Technology, Inc.

**HIGH-PERFORMANCE
CMOS BUS INTERFACE
LATCHES**

**IDT54/74FCT841A/B/C
IDT54/74FCT843A/B/C
IDT54/74FCT844A/B/C
IDT54/74FCT845A/B/C**

T-52-09

FEATURES:

- Equivalent to AMD's Am29841-46 bipolar registers in pinout/function, speed and output drive over full temperature and voltage supply extremes
- IDT54/74FCT841A/843A/844A/845A equivalent to FAST™ speed
- **IDT54/74FCT841B/843B/844B/845B 25% faster than FAST**
- **IDT54/74FCT841C/843C/844C/845C 40% faster than FAST**
- Buffered common latch enable, clear and preset inputs
- IOL = 48mA (commercial) and 32mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series (5µA max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT54/74FCT800 series is built using advanced CEMOS™, a dual metal CMOS technology.

The IDT54/74FCT840 series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/74FCT841 is a buffered, 10-bit wide version of the popular '373 function. The IDT54/74FCT843 and IDT54/74FCT844 are 9-bit wide buffered latches with Preset (PRE) and Clear (CLR)—ideal for parity bus interfacing in high-performance systems. The IDT54/74FCT845 is an 8-bit buffered latch with all the '843/4 controls, plus multiple enables (OE1, OE2, OE3) to allow multiuser control of the interface, e.g., CS, DMA and RD/WR. It is ideal for use as an output port requiring high IOL/IOH.


All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high-impedance state.

FUNCTIONAL BLOCK DIAGRAM

IDT54/74FCT841/843/845



IDT54/74FCT844



PRODUCT SELECTOR GUIDE

		Device		
		10-Bit	9-Bit	8-Bit
Non-Inverting		IDT54/74FCT841	IDT54/74FCT843	IDT54/74FCT845
		A/B/C	A/B/C	A/B/C
Inverting			IDT54/74FCT844	
			A/B/C	

CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


MAY 1992

IDT54/74FCT841/843/844/845A/B/C
HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES


MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATIONS


IDT54/74FCT841 10-BIT LATCH



DIP/CERPACK/SOIC
TOP VIEW




LCC
TOP VIEW




2607 cmv* 03,04,05


IDT54/74FCT843/844 9-BIT LATCHES



DIP/CERPACK/SOIC
TOP VIEW




LCC
TOP VIEW




2607 cmv* 06,07,08

6


IDT54/74FCT845 8-BIT LATCH



DIP/CERPACK/SOIC
TOP VIEW



LCC
TOP VIEW



2607 cmv* 09,10,11

IDT54/74FCT841/843/844/845A/B/C
HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN DESCRIPTION

Name	I/O	Description
IDT54/74FCT841/843/845 (Non-inverting)		
CLR	I	When CLR is low, the outputs are LOW if \overline{OE} is LOW. When CLR is HIGH, data can be entered into the latch.
Di	I	The latch data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Yi	O	The 3-state latch outputs.
\overline{OE}	I	The output enable control. When \overline{OE} is LOW, the outputs are enabled. When \overline{OE} is HIGH, the outputs (Yi) are in the high-impedance (off) state.
PRE	I	Preset line. When PRE is LOW, the outputs are HIGH if \overline{OE} is LOW. Preset overrides CLR.
IDT54/74FCT844 (Inverting)		
CLR	I	When CLR is low, the outputs are LOW if \overline{OE} is LOW. When CLR is HIGH, data can be entered into the latch.
Di	I	The latch inverting data inputs.
LE	I	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Yi	O	The 3-state latch outputs.
\overline{OE}	I	The output enable control. When \overline{OE} is LOW, the outputs are enabled. When \overline{OE} is HIGH, the outputs (Yi) are in the high-impedance (off) state.
PRE	I	Preset line. When PRE is LOW, the outputs are HIGH if \overline{OE} is LOW. Preset overrides CLR.

2607 tbl 02

FUNCTION TABLE⁽¹⁾

IDT54/74FCT841/843/845

Inputs					Inter- nal	Out- puts	Function
CLR	PRE	\overline{OE}	LE	Di	Qi	Yi	
H	H	H	X	X	X	Z	High Z
H	H	H	H	L	L	Z	High Z
H	H	H	H	H	H	Z	High Z
H	H	H	L	X	NC	Z	Latched (High Z)
H	H	L	H	L	L	L	Transparent
H	H	L	H	H	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched (High Z)
H	L	H	L	X	H	Z	Latched (High Z)

2607 tbl 03

NOTE:

- 1. H = HIGH, L = LOW, X = Don't Care, NC = No Change, Z = High Impedance

FUNCTION TABLE⁽¹⁾

IDT54/74FCT844

Inputs					Inter- nal	Out- puts	Function
CLR	PRE	\overline{OE}	LE	Di	Qi	Yi	
H	H	H	X	X	X	Z	High Z
H	H	H	H	H	L	Z	High Z
H	H	H	H	L	H	Z	High Z
H	H	H	L	X	NC	Z	Latched (High Z)
H	H	L	H	H	L	L	Transparent
H	H	L	H	L	H	H	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset
L	H	H	L	X	L	Z	Latched (High Z)
H	L	H	L	X	H	Z	Latched (High Z)

2607 tbl 04

NOTE:

- 1. H = HIGH, L = LOW, X = Don't Care, NC = No Change, Z = High Impedance

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	120	120	mA

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
COUT	Output Capacitance	VOUT = 0V	8	12	pF

NOTE: 2607 tbl 06
1. This parameter is measured at characterization but not tested.

- NOTE:** 2607 tbl 05
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
 - Input and Vcc terminals only.
 - Outputs and I/O terminals only.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: V_{LC} = 0.2V; V_{HC} = Vcc - 0.2V
Commercial: TA = 0°C to +70°C, Vcc = 5.0V ± 5%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V
I _{IH}	Input HIGH Current	Vcc = Max. Vi = Vcc Vi = 2.7V Vi = 0.5V	—	—	5	μA
I _{IL}	Input LOW Current		—	—	-5 ⁽⁴⁾	
			Vi = GND	—	—	
I _{OZH}	Off State (High Impedance) Output Current	Vcc = Max. Vo = Vcc Vo = 2.7V Vo = 0.5V Vo = GND	—	—	10	μA
I _{OZL}			—	—	10 ⁽⁴⁾	
			—	—	-10 ⁽⁴⁾	
			—	—	-10	
V _{IK}	Clamp Diode Voltage	Vcc = Min., I _N = -18mA	—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	Vcc = Max. ⁽³⁾ , Vo = GND	-75	-120	—	mA
V _{OH}	Output HIGH Voltage	Vcc = 3V, VIN = V _{LC} or V _{HC} , IOH = -32μA	V _{HC}	Vcc	—	V
		Vcc = Min., VIN = V _{IH} or V _{IL} , IOH = -300μA	V _{HC}	Vcc	—	
			2.4	4.3	—	
			2.4	4.3	—	
V _{OL}	Output LOW Voltage	Vcc = 3V, VIN = V _{LC} or V _{HC} , IOL = 300μA	—	GND	V _{LC}	V
		Vcc = Min., IOL = 300μA	—	GND	V _{LC} ⁽⁴⁾	
		VIN = V _{IH} or V _{IL} , IOL = 32mA MIL.	—	0.3	0.5	
		IOL = 48mA COMPL.	—	0.3	0.5	

- NOTES:**
- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
 - Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
 - Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
 - This parameter is guaranteed but not tested.

2607 tbl 07

6

IDT5474FCT841/843/844/845A/B/C
HIGH-PERFORMANCE CMOS BUS INTERFACE LATCHES

MILITARY AND COMMERCIAL TEMPERATURE RANGES

POWER SUPPLY CHARACTERISTICS

V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} ≥ V _{HC} ; V _{IN} ≤ V _{LC}		—	0.2	1.5	mA
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽³⁾		—	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open OE = GND LE = V _{CC} One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC}	—	0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max. Outputs Open f _i = 10MHz 50% Duty Cycle OE = GND LE = V _{CC} One Bit Toggling	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC} (FCT)	—	1.7	4.0	mA
			V _{IN} = 3.4V V _{IN} = GND	—	2.0	5.0	
		V _{CC} = Max. Outputs Open f _i = 2.5MHz 50% Duty Cycle OE = GND LE = V _{CC} Eight Bits Toggling	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC} (FCT)	—	3.2	6.5 ⁽⁵⁾	
			V _{IN} = 3.4V V _{IN} = GND	—	5.2	14.5 ⁽⁵⁾	

NOTES:

2807 tbl 08

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} D_{HT} + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 D_{HT} = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_{HT}
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Conditions ⁽¹⁾	FCT841A/843A-844A/845A				FCT841B/843B-844B/845B				FCT841C/843C-844C/845C				Unit
			Com'l.		MIL.		Com'l.		MIL.		Com'l.		MIL.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
(FCT841, 843, 845) tPLH tPHL	Propagation Delay DI to Yi (LE = HIGH)	CL = 50pF RL = 500Ω	1.5	9.0	1.5	10.0	1.5	6.5	1.5	7.5	1.5	5.5	1.5	6.3	ns
		CL = 300pF ⁽⁴⁾ RL = 500Ω	1.5	13.0	1.5	15.0	1.5	13.0	1.5	15.0	1.5	13.0	1.5	15.0	
(FCT844) tPLH tPHL	Propagation Delay DI to Yi (LE = HIGH)	CL = 50pF RL = 500Ω	1.5	10.0	1.5	12.0	1.5	8.0	1.5	9.0	1.5	7.0	1.5	8.0	ns
		CL = 300pF ⁽⁴⁾ RL = 500Ω	1.5	13.0	1.5	15.0	1.5	13.0	1.5	15.0	1.5	13.0	1.5	15.0	
tPLH tPHL	Propagation Delay LE to Yi	CL = 50pF RL = 500Ω	1.5	12.0	1.5	13.0	1.5	8.0	1.5	10.5	1.5	6.4	1.5	6.8	ns
		CL = 300pF ⁽⁴⁾ RL = 500Ω	1.5	16.0	1.5	20.0	1.5	15.5	1.5	18.0	1.5	15.0	1.5	16.0	
tPLH tPHL	Propagation Delay, \overline{PRE} to Yi	CL = 50pF RL = 500Ω	1.5	12.0	1.5	14.0	1.5	8.0	1.5	10.0	1.5	7.0	1.5	9.0	ns
tPHL tPLH	Propagation Delay, \overline{CLR} to Yi	CL = 50pF RL = 500Ω	1.5	14.0	1.5	17.0	1.5	10.0	1.5	13.0	1.5	9.0	1.5	12.0	
tPZH tPZL	Output Enable Time \overline{OE} to Yi	CL = 50pF RL = 500Ω	1.5	11.5	1.5	13.0	1.5	8.0	1.5	8.5	1.5	6.5	1.5	7.3	ns
		CL = 300pF ⁽⁴⁾ RL = 500Ω	1.5	23.0	1.5	25.0	1.5	14.0	1.5	15.0	1.5	12.0	1.5	13.0	
tPHZ tPLZ	Output Disable Time \overline{OE} to Yi	CL = 5pF ⁽⁴⁾ RL = 500Ω	1.5	7.0	1.5	9.0	1.5	6.0	1.5	6.5	1.5	5.7	1.5	6.0	ns
		CL = 50pF RL = 500Ω	1.5	8.0	1.5	10.0	1.5	7.0	1.5	7.5	1.5	6.0	1.5	6.3	
tSU	Data to LE Set-up Time	CL = 50pF	2.5	—	2.5	—	2.5	—	2.5	—	2.5	—	2.5	—	ns
tH	Data to LE Hold Time	RL = 500Ω	2.5	—	3.0	—	2.5	—	2.5	—	2.5	—	2.5	—	
tW	LE Pulse Width ⁽³⁾	HIGH	4.0	—	5.0	—	4.0	—	4.0	—	4.0	—	4.0	—	
tW	\overline{PRE} Pulse Width ⁽³⁾	LOW	5.0	—	7.0	—	4.0	—	4.0	—	4.0	—	4.0	—	
tW	\overline{CLR} Pulse Width ⁽³⁾	LOW	4.0	—	5.0	—	4.0	—	4.0	—	4.0	—	4.0	—	
tREM	Recovery Time \overline{PRE} to LE		4.0	—	4.0	—	4.0	—	4.0	—	4.0	—	4.0	—	
tREM	Recovery Time \overline{CLR} to LE		3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.
4. These conditions are guaranteed but not tested.

2607 tbl 09

6