

[Sample &](#page-25-0) $\frac{1}{2}$ Buy

SNOS966Q –MAY 2001–REVISED SEPTEMBER 2014

LMH664x Low Power, 130 MHz, 75 mA Rail-to-Rail Output Amplifiers

Technical [Documents](#page-25-0)

-
-
- Slew Rate, $(A_V = -1) 130 V/\mu s^{(1)}$ $(A_V = -1) 130 V/\mu s^{(1)}$ $(A_V = -1) 130 V/\mu s^{(1)}$
-
-
-
- Input Common Mode Volt. 0.5 V Beyond V⁻ from V +
-
-
-
-
- Settling Time 68 ns
- Fully Characterized for 3 V, 5 V, and ±5 V **Device Information[\(1\)](#page-0-1)**
- **Overdrive Recovery 100 ns**
- Output Short Circuit Protected^{[\(2\)](#page-0-2)}
- No Output Phase Reversal with CMVR Exceeded

 (1) Slew rate is the average of the rising and falling slew rates ⁽²⁾ Output short circuit duration is infinite for $V_S < 6$ V at room temperature and below. For $V_S > 6$ V, allowable short circuit duration is 1.5 ms.

2 Applications

-
- CD/DVD ROM
- ADC Buffer Amp
- Portable Video
- Current Sense Buffer

1 Features 3 Description

Tools & [Software](#page-25-0)

(V_S = ±5 V, T_A = 25°C, R_L = 2 kΩ, A_V = +1. The LMH664X family true single supply voltage Typical Values Unless Specified). feedback amplifiers offer high speed (130 MHz), low distortion (−62 dBc), and exceptionally high output -3 dB BW (A_V = +1) 130 MHz

current (approximately 75 mA) at low cost and with

Feduced power consumption when compared against reduced power consumption when compared against existing devices with similar performance.

Support & **[Community](#page-25-0)**

22

Supply Current (no load) 2.7 mA/amp Input common mode voltage range extends to 0.5 V • Output Short Circuit Current +115 mA to 145 mA below V⁻ and 1 V from V⁺. Output voltage range extends to within 40 mV of either supply rail, allowing • Linear Output Current ±75 mA wide dynamic range especially desirable in low voltage applications. The output stage is capable of approximately 75 mA in order to drive heavy loads. • Output Voltage Swing 40 mV from Rails Fast output Slew Rate (130 V/µs) ensures large peak-to-peak output swings can be maintained even $\frac{1}{2}$ Input Voltage Noise (100 kHz) 17nV/ \sqrt{Hz} at higher speeds, resulting in exceptional full power
 $\frac{1}{2}$ at higher speeds, resulting in exceptional full power bandwidth of 40 MHz with a 3 V supply. These THD (5MHz, R_L = 2kΩ, V_O = 2V_{PP}, A_V = +2) −62 characteristics, along with low cost, are ideal features for a multitude of industrial and commercial dBc for a multitude of industrial and commercial applications.

(1) For all available packages, see the orderable addendum at

• Active Filters **Closed Loop Gain vs. Frequency for Various Supplies**

Texas

NSTRUMENTS

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Description (continued)

Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic (0.1dB gain flatness up the 12 MHz under 150 Ω load and $A_V = +2$) with minimal peaking (typically 2dB maximum) for any gain setting and under both heavy and light loads. This along with fast settling time (68ns) and low distortion allows the device to operate well in an ADC buffer as well as high frequency filter applications.

This device family offers professional quality video performance with low DG (0.01%) and DP (0.01°) characteristics. Differential Gain and Differential Phase characteristics are also well maintained under heavy loads (150 Ω) and throughout the output voltage range. The LMH664X family is offered in single (LMH6642), dual (LMH6643), and quad (LMH6644) options.

6 Pin Configuration and Functions

8-Pin SOIC and VSSOP (LMH6643) 14-Pin SOIC and 14-Pin TSSOP (LMH6644) Package DGK08A Package D14A, PW14A Top View Top View

Pin Functions

7 Specifications

7.1 Absolute Maximum Ratings(1)(2)

over operating free-air temperature range (unless otherwise noted)

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications. (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Output short circuit duration is infinite for V_S < 6V at room temperature and below. For V_S > 6V, allowable short circuit duration is 1.5ms.

(5) The maximum power dissipation is a function of $T_{J(MAX)}$, R_{0JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{BJA}$. All numbers apply for packages soldered directly onto a PC board.

7.2 Handling Ratings

(1) Human body model, 1.5 kΩ in series with 100 pF. Machine Model, 0 Ω in series with 200 pF.

(2) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

(4) JEDEC document JEP157 states that 1000-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions(1)

over operating free-air temperature range (unless otherwise noted)

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{BJA}$. All numbers apply for packages soldered directly onto a PC board.

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953). (2) The maximum power dissipation is a function of $T_{J(MAX)}$, R_{0JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/$ R_{0JA}. All numbers apply for packages soldered directly onto a PC board.

[LMH6642,](http://www.ti.com/product/lmh6642?qgpn=lmh6642) [LMH6643](http://www.ti.com/product/lmh6643?qgpn=lmh6643), [LMH6644](http://www.ti.com/product/lmh6644?qgpn=lmh6644)

SNOS966Q –MAY 2001–REVISED SEPTEMBER 2014 **www.ti.com**

7.5 3V Electrical Characteristics

Unless otherwise specified, all limits ensured for V⁺ = 3V, V⁻ = 0V, V_{CM} = V_O = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to V⁺/2.

(1) All limits are ensured by testing or statistical analysis.
(2) Typical values represent the most likely parametric no

Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

 $\overline{(4)}$ Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes by the total temperature change.

(5) Positive current corresponds to current flowing into the device.

3V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 3V, V⁻ = 0V, V_{CM} = V_O = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to V⁺/2.

(6) Short circuit test is a momentary test. See [Note](#page-8-0) 7 under 5 V Electrical Characteristics.

Copyright © 2001–2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOS966Q&partnum=LMH6642) Feedback* 7

[LMH6642,](http://www.ti.com/product/lmh6642?qgpn=lmh6642) [LMH6643](http://www.ti.com/product/lmh6643?qgpn=lmh6643), [LMH6644](http://www.ti.com/product/lmh6644?qgpn=lmh6644)

SNOS966Q –MAY 2001–REVISED SEPTEMBER 2014 **www.ti.com**

7.6 5V Electrical Characteristics

Unless otherwise specified, all limits ensured for V⁺ = 5V, V⁻ = 0V, V_{CM} = V_O = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to V⁺/2.

(1) All limits are ensured by testing or statistical analysis.
(2) Typical values represent the most likely parametric no

(2) Typical values represent the most likely parametric norm.
(3) Slew rate is the average of the rising and falling slew rate

(3) Slew rate is the average of the rising and falling slew rates.
(4) Offset voltage average drift determined by dividing the chan (4) Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes by the total temperature change.
(5) Positive current corresponds to current flowing into the device.

Positive current corresponds to current flowing into the device.

5V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 5V, V⁻ = 0V, V_{CM} = V_O = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to V⁺/2.

(6) Short circuit test is a momentary test. See [Note](#page-8-0) 7.

 (7) Output short circuit duration is infinite for V_S < 6V at room temperature and below. For V_S > 6V, allowable short circuit duration is 1.5ms.

SNOS966Q –MAY 2001–REVISED SEPTEMBER 2014 **www.ti.com**

7.7 ±5V Electrical Characteristics

Unless otherwise specified, all limits ensured for V⁺ = 5V, V⁻ = -5V, V_{CM} = V_O = 0V, V_{ID} (input differential voltage) as noted (where applicable) and $R_1 = 2k\Omega$ to ground.

(1) All limits are ensured by testing or statistical analysis.
(2) Typical values represent the most likely parametric no

Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

(4) Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes by the total temperature change.

(5) Positive current corresponds to current flowing into the device.

±5V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 5V, V⁻ = -5V, V_{CM} = V_O = 0V, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to ground.

(6) Short circuit test is a momentary test. See (7) .

(7) Output short circuit duration is infinite for $V_S < 6V$ at room temperature and below. For $V_S > 6V$, allowable short circuit duration is 1.5ms.

SNOS966Q –MAY 2001–REVISED SEPTEMBER 2014 **www.ti.com**

7.8 Typical Performance Characteristics

 V^+ = +5, V^- = −5V, R_F = R_L = 2 kΩ. Unless otherwise specified.

12 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOS966Q&partnum=LMH6642) Feedback* Copyright © 2001–2014, Texas Instruments Incorporated

Product Folder Links: *[LMH6642](http://www.ti.com/product/lmh6642?qgpn=lmh6642) [LMH6643](http://www.ti.com/product/lmh6643?qgpn=lmh6643) [LMH6644](http://www.ti.com/product/lmh6644?qgpn=lmh6644)*

Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 kΩ. Unless otherwise specified.

[LMH6642,](http://www.ti.com/product/lmh6642?qgpn=lmh6642) [LMH6643](http://www.ti.com/product/lmh6643?qgpn=lmh6643), [LMH6644](http://www.ti.com/product/lmh6644?qgpn=lmh6644)

SNOS966Q –MAY 2001–REVISED SEPTEMBER 2014 **www.ti.com**

Texas **NSTRUMENTS**

Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 kΩ. Unless otherwise specified.

14 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOS966Q&partnum=LMH6642) Feedback* Copyright © 2001–2014, Texas Instruments Incorporated

Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 kΩ. Unless otherwise specified.

SNOS966Q –MAY 2001–REVISED SEPTEMBER 2014 **www.ti.com**

Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 kΩ. Unless otherwise specified.

16 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOS966Q&partnum=LMH6642) Feedback* Copyright © 2001–2014, Texas Instruments Incorporated

Typical Performance Characteristics (continued)

SNOS966Q –MAY 2001–REVISED SEPTEMBER 2014 **www.ti.com**

Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 kΩ. Unless otherwise specified.

18 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOS966Q&partnum=LMH6642) Feedback* Copyright © 2001–2014, Texas Instruments Incorporated

Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 kΩ. Unless otherwise specified.

Typical Performance Characteristics (continued)

8 Detailed Description

8.1 Overview

The LMH664X family is based on proprietary VIP10 dielectrically isolated bipolar process. This device family architecture features the following:

- Complimentary bipolar devices with exceptionally high f_t (∼8 GHz) even under low supply voltage (2.7 V) and low bias current.
- A class A-B "turn-around" stage with improved noise, offset, and reduced power dissipation compared to similar speed devices (patent pending).
- Common Emitter push-push output stage capable of 75 mA output current (at 0.5 V from the supply rails) while consuming only 2.7 mA of total supply current per channel. This architecture allows output to reach within mV of either supply rail.
- Consistent performance over the entire operating supply voltage range with little variation for the most important specifications (for example, BW, SR, I_{OUT} , and so forth)
- Significant power saving (∼40%) compared to competitive devices on the market with similar performance.

8.2 Functional Block Diagram

Figure 54. Input Equivalent Circuit

8.3 Feature Description

The LMH664X family is a drop-in replacement for the AD805X family of high speed Op Amps in most applications. In addition, the LMH664X will typically save about 40% on power dissipation, due to lower supply current, when compared to competition. All AD805X family's specified parameters are included in the list of LMH664X ensured specifications in order to ensure equal or better level of performance. However, as in most high performance parts, due to subtleties of applications, it is strongly recommended that the performance of the part to be evaluated is tested under actual operating conditions to ensure full compliance to all specifications.

8.4 Device Functional Modes

With 3-V supplies and a common mode input voltage range that extends 0.5 V below V⁻, the LMH664X find applications in low voltage/low power applications. Even with 3-V supplies, the −3dB BW (@ A_V = +1) is typically 115 MHz with a tested limit of 80 MHz. Production testing guarantees that process variations will not compromise speed. High frequency response is exceptionally stable, confining the typical −3dB BW over the industrial temperature range to $±2.5\%$.

As seen in *Typical Performance [Characteristics](#page-11-0)*, the LMH664X output current capability (∼75 mA) is enhanced compared to AD805X. This enhancement increases the output load range, adding to the LMH664X's versatility. Since LMH664X is capable of high output current, device junction temperature should not to exceed the Absolute Maximum Ratings.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This device family was designed to avoid output phase reversal. With input overdrive, the output is kept near supply rail (or as closed to it as mandated by the closed loop gain setting and the input voltage). See [Figure](#page-23-1) 56.

However, if the input voltage range of -0.5 V to 1 V from V⁺ is exceeded by more than a diode drop, the internal ESD protection diodes will start to conduct. The current in the diodes should be kept at or below 10 mA.

Output overdrive recovery time is less than 100 ns as can be seen in [Figure](#page-23-1) 57.

9.2 Typical Application

Figure 55. Single Supply Photodiode I-V Converter

9.2.1 Design Requirements

The circuit shown in [Figure](#page-21-3) 55 is used to amplify the current from a photodiode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664X family lends itself well to such an application. This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to 1mApp from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode (Cd) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With 5-V single supply, the device input/output is shifted to near half supply using a voltage divider from VCC. Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

Typical Application (continued)

9.2.1.1 Input and Output Topology

All input / output pins are protected against excessive voltages by ESD diodes connected to V⁺ and V⁻ rails (see [Figure](#page-20-5) 54). These diodes start conducting when the input / output pin voltage approaches 1V_{be} beyond V⁺ or V⁻ to protect against over voltage. These diodes are normally reverse biased. Further protection of the inputs is provided by the two resistors (R in [Figure](#page-20-5) 54), in conjunction with the string of anti-parallel diodes connected between both bases of the input stage. The combination of these resistors and diodes reduces excessive differential input voltages approaching $2V_{be}$. This occurs most commonly when the device is used as a comparator (or with little or no feedback) and the device inputs no longer follow each other. In such a case, the diodes may conduct. As a consequence, input current increases and the differential input voltage is clamped. It is important to make sure that the subsequent current flow through the device input pins does not violate the Absolute Maximum Ratings of the device. To limit the current through this protection circuit, extra series resistors can be placed. Together with the built-in series resistors of several hundred ohms, these external resistors can limit the input current to a safe number (that is, less than 10mA). Be aware that these input series resistors may impact the switching speed of the device and could slow down the device.

9.2.1.2 Single Supply, Low Power Photodiode Amplifier

The circuit shown in [Figure](#page-21-3) 55 is used to amplify the current from a photodiode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664X family lends itself well to such an application.

This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to 1mA_{pp} from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode (C_d) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With 5V single supply, the device input/output is shifted to near half supply using a voltage divider from V_{CC} . Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

No matter how low an R_f is selected, there is a need for C_f in order to stabilize the circuit. The reason for this is that the Op Amp input capacitance and Q1 equivalent collector capacitance together (C_{N}) will cause additional phase shift to the signal fed back to the inverting node. C_f will function as a zero in the feedback path counteracting the effect of the C_{IN} and acting to stabilized the circuit. By proper selection of C_f such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin.

$$
C_F = \sim \text{ sqRT } \left[(C_{IN})/(2\pi \cdot \text{GBWP} \cdot R_F) \right]
$$

where

• GBWP is the Gain Bandwidth Product of the Op Amp (1)

Optimized as such, the I-V converter will have a theoretical pole, f_p , at:

$$
f_P = \text{SQRT} \left[\text{GBWP}/(2\pi R_F \cdot C_{IN}) \right]
$$

With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3pF as well, $C_{\text{IN}} = 6$ pF. From the typical performance plots, LMH6642/6643 family GBWP is approximately 57 MHz. Therefore, with R_f = 1k, from [Equation](#page-22-1) 1 and Equation 2:

$$
C_f = -4.1 \text{ pF and } f_p = 39 \text{ MHz}
$$
 (3)

For this example, optimum C_f was empirically determined to be around 5 pF. This time domain response is shown in [Figure](#page-23-1) 58 below showing about 9 ns rise/fall times, corresponding to about 39 MHz for f_p. The overall supply current from the +5 V supply is around 5 mA with no load.

(2)

Typical Application (continued)

9.2.2 Detailed Design Procedure

No matter how low an Rf is selected, there is a need for $\rm C_f$ in order to stabilize the circuit. The reason for this is that the Op Amp input capacitance and Q1 equivalent collector capacitance together (C_{N}) will cause additional phase shift to the signal fed back to the inverting node. C_f will function as a zero in the feedback path counteracting the effect of the C_{IN} and acting to stabilized the circuit. By proper selection of C_f such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin where GBWP is the Gain Bandwidth Product of the Op Amp, Optimized as such, the I-V converter will have a theoretical pole, fp, at: (2) With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3pF as well, $C_{\text{IN}} = 6$ pF. From the typical performance plots, LMH6642/6643 family GBWP is approximately 57 MHz. Therefore, with Rf = 1k, from [Equation](#page-22-1) 2 and [Equation](#page-22-2) 3 : C_f = ~4.1 pF and fp = 39 MHz.

Single Supply Photodiode I-V Converter For this example, optimum C_f was empirically determined to be around 5 pF. This time domain response is shown in [Figure](#page-23-1) 58 showing about 9 ns rise/fall times, corresponding to about 39 MHz for fp. The overall supply current from the +5 V supply is around 5 mA with no load.

9.2.3 Application Curves

10 Power Supply Recommendations

The LMH664x device family can operate off a single supply or with dual supplies. The input CM capability of the parts (CMVR) extends all the way down to the V- rail to simplify single supply applications. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.

11 Layout

[LMH6642](http://www.ti.com/product/lmh6642?qgpn=lmh6642), [LMH6643,](http://www.ti.com/product/lmh6643?qgpn=lmh6643) [LMH6644](http://www.ti.com/product/lmh6644?qgpn=lmh6644)

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15, "Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers", [SNOA367,](http://www.ti.com/lit/pdf/SNOA367) for more information). Texas Instruments suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Table 1. Printed Circuit Board Layout And Component Values

Another important parameter in working with high speed/high performance amplifiers, is the component values selection. Choosing external resistors that are large in value will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction to a large extent. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.

11.2 Layout Example

Figure 59. LMH6642/LMH6643/LMH6644 Layer 1 Figure 60. LMH6642/LMH6643/LMH6644 Layer 2

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the \leq =1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 8-Apr-2023

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com 8-Apr-2023

PACKAGE MATERIALS INFORMATION

TEXAS NSTRUMENTS

www.ti.com 8-Apr-2023

TUBE

B - Alignment groove width

*All dimensions are nominal

 $D (R-PDSO-G14)$

PLASTIC SMALL OUTLINE

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- 6 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE

This drawing is subject to change without notice. **B.**

 $\hat{\mathbb{C}}$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

 $\hat{\mathbb{D}}$ Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PACKAGE OUTLINE

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in millimeters.

This drawing is subject to change without notice. **B.**

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE

NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PACKAGE OUTLINE

DBV0005A SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Refernce JEDEC MO-178.
- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

EXAMPLE BOARD LAYOUT

DBV0005A SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated