











LM7301

SNOS879I - AUGUST 1999-REVISED MAY 2016

# LM7301 Low Power, 4-MHz GBW, Rail-to-Rail Input-Output Operational Amplifier in **SOT-23 Package**

#### **Features**

- At  $V_S = 5 \text{ V}$  (Typical Unless Otherwise Noted)
- Tiny, Space-Saving, 5-Pin SOT-23 Package
- Greater than Rail-to-Rail Input CMVR: -0.25 V to 5.2 V
- Rail-to-Rail Output Swing: 007 V to 4.93 V
- Wide Gain-Bandwidth: 4 MHz
- Low Supply Current: 0.6 mA
- Wide Supply Range: 1.8 V to 32 V
- High PSRR: 104 dB High CMRR: 93 dB Excellent Gain: 97 dB

# **Applications**

- Portable Instrumentation
- Signal Conditioning Amplifiers/ADC Buffers
- Active Filters
- Modems
- **PCMCIA Cards**

#### **Gain and Phase** 140 140 2.7 120 120 100 OPEN LOOP GAIN (dB) 100 80 80 PHASE MARGIN 60 60 $V_{S} = 30V$ 40 40 20 20 = 2.7 V0 0 -2020 10 100 1k 10k 100k 1M 10M FREQUENCY (Hz)

# 3 Description

The LM7301 provides high performance in a wide range of applications. The LM7301 offers greater than rail-to-rail input range, full rail-to-rail output swing, large capacitive load driving ability, and low distortion.

With only 0.6-mA supply current, the 4-MHz gainbandwidth of this device supports new portable applications where higher power devices unacceptably drain battery life.

The LM7301 can be driven by voltages that exceed both power supply rails, thus eliminating concerns over exceeding the common-mode voltage range. The rail-to-rail output swing capability provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

Operating on supplies of 1.8 V to 32 V, the LM7301 is excellent for a very wide range of applications in low power systems.


Placing the amplifier right at the signal source reduces board size and simplifies signal routing. The LM7301 fits easily on low profile PCMCIA cards.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM7301	SOIC (8)	4.90 mm × 3.91 mm
	SOT-23 (5)	2.90 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Gain and Phase, 2.7-V Supply





# **Table of Contents**

1	Features 1		7.1 Overview	12
2	Applications 1		7.2 Feature Description	12
3	Description 1		7.3 Device Functional Modes	14
4	Revision History2	8	Applications and Implementation	16
5	Pin Configuration and Functions3		8.1 Application Information	16
6	Specifications4		8.2 Typical Applications	16
•	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	19
	6.2 ESD Ratings	10	Layout	19
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	19
	6.4 Thermal Information		10.2 Layout Example	
	6.5 Electrical Characteristics: 5-V DC	11	Device and Documentation Support	20
	6.6 Electrical Characteristics: AC		11.1 Community Resource	
	6.7 Electrical Characteristics: 2.2-V DC		11.2 Trademarks	
	6.8 Electrical Characteristics: 30-V DC7		11.3 Electrostatic Discharge Caution	20
	6.9 Typical Characteristics 9		11.4 Glossary	
7	Detailed Description	12	Mechanical, Packaging, and Orderable Information	20


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision H (March 2013) to Revision I	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed 58°C to 42°C in Power Dissipation	15
•	Changed 113°C to 59°C in Power Dissipation	15
•	Changed 29°C to 21°C in Power Dissipation	15
<u>.</u>	Changed 57°C to 30°C in Power Dissipation	15
CI	hanges from Revision G (March 2013) to Revision H	Page
•	Changed layout of National Semiconductor Data Sheet to TI format	16



# 5 Pin Configuration and Functions



# **Pin Functions**

	PIN		1/0	DESCRIPTION
NAME	SOIC	SOT-23	1/0	DESCRIPTION
-IN	2	4	I	Inverting input voltage
+IN	3	3	I	Noninverting input voltage
N/C	1, 5, 8	_	_	No connection
OUT	6	1	0	Output
V-	4	2	I	Negative supply
V+	7	5	I	Positive supply

Copyright © 1999–2016, Texas Instruments Incorporated



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
Differential input voltage		15	V
Voltage at input and output pin	$(V^+) + 0.3$	$(V^{-}) - 0.3$	V
Supply voltage (V <sup>+</sup> - V <sup>-</sup> )		35	V
Current at input pin		±10	mA
Current at output pin <sup>(3)</sup>		±20	mA
Current at power supply pin		25	mA
Junction temperature, T <sub>J</sub> <sup>(4)</sup>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Applies to both single-supply and split-supply operation. Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- (4) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> T<sub>A</sub>)/R<sub>θJA</sub>. All numbers apply for packages soldered directly into a PC board.

# 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	٧

<sup>(1)</sup> JEDEC document JEP155 states that 2500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	NOM MAX	UNIT
Supply voltage		1.8	32	V
Operating temperature (2)		-40	85	°C
Deckers thermal resistance (D. )(2)	5-pin SOT-23	325	325	°C/W
Package thermal resistance (R <sub>θJA</sub> ) <sup>(2)</sup>	8-pin SOIC	165	165	°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly into a PC board.

# 6.4 Thermal Information

		LM7	LM7301	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	D (SOIC)	UNIT
		5 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	169	120	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	122	65	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30	61	°C/W
ΨЈТ	Junction-to-top characterization parameter	17	16	°C/W
ΨЈВ	Junction-to-board characterization parameter	29	60	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics: 5-V DC

Unless otherwise specified, all limits ensured for  $T_A$  = 25°C,  $V^+$  = 5V,  $V^-$  = 0V,  $V_{CM}$  =  $V_O$  =  $V^+/2$  and  $R_L$  > 1M $\Omega$  to  $V^+/2$  unless noted that limits apply at the temperature extremes. (1) (2)(3)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
V	Innut offeet value	T <sub>A</sub> = 25°C			0.03	6	me\/
Vos	Input offset voltage	$T_A = T_J$				8	mV
TCV <sub>OS</sub>	Input offset voltage average drift	$T_A = T_J$			2		μV/°C
		V <sub>CM</sub> = 0 V	T <sub>A</sub> = 25°C		90	200	
	Innut bigg gurrant	V <sub>CM</sub> = U V	$T_A = T_J$			250	<b>~</b> Λ
I <sub>B</sub>	Input bias current	V 5 V	T <sub>A</sub> = 25°C		-40	-75	nA
		V <sub>CM</sub> = 5 V	$T_A = T_J$			-85	
		V 0.V	T <sub>A</sub> = 25°C		0.7	70	
	land to effect assument	$V_{CM} = 0 V$	$T_A = T_J$			80	A
I <sub>OS</sub>	Input offset current	., 5.,	T <sub>A</sub> = 25°C		0.7	55	nA
		V <sub>CM</sub> = 5 V	$T_A = T_J$			65	
R <sub>IN</sub>	Input resistance, CM	0 V ≤ V <sub>CM</sub> ≤ 5 V			39		$M\Omega$
CMRR (			T <sub>A</sub> = 25°C	70	88		dB
	Common mode rejection ratio	0 V ≤ V <sub>CM</sub> ≤ 5 V	$T_A = T_J$	67			
	,	0 V ≤ V <sub>CM</sub> ≤ 3.5 V			93		
	Power supply rejection ratio	2.2 V ≤ V <sup>+</sup> ≤ 30 V	T <sub>A</sub> = 25°C	87	104		
PSRR			$T_A = T_J$	84			dB
	Input common-mode voltage				5.1		
$V_{CM}$	range	CMRR ≥ 65 dB	MRR ≥ 65 dB		-0.1		V
		$R_L = 10 \text{ k}\Omega$	T <sub>A</sub> = 25°C	14	71		)//>/
$A_V$	Large signal voltage gain	$V_O = 4 V_{PP}$	$T_A = T_J$	10			V/mV
			T <sub>A</sub> = 25°C		0.07	0.12	
					4.93		
		$R_L = 10 \text{ k}\Omega$		4.88		0.15	
			$T_A = T_J$	4.85			
$V_{O}$	Output swing				0.14	0.2	V
			$T_A = 25$ °C			0.22	
		$R_L = 2 k\Omega$		4.80	4.87		
			$T_A = T_J$	4.78			
			T <sub>A</sub> = 25°C	8	11		
		Sourcing	$T_A = T_J$	5.5			
I <sub>SC</sub>	Output short-circuit current		T <sub>A</sub> = 25°C	6	9.5		mA
		Sinking	$T_A = T_J$	5	0.0		
		T <sub>A</sub> = 25°C	· A - · J	3	0.6	1.1	
I <sub>S</sub>	Supply current	$T_A = 25^{\circ}C$ $T_A = T_J$			0.0	1.24	mA
		iA — iJ				1.4	

<sup>(1)</sup> All limits are ensured by testing or statistical analysis.

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(3)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the devices such that T<sub>J</sub> = T<sub>A</sub>. No ensure of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.



#### 6.6 Electrical Characteristics: AC

 $T_A$  = 25°C, V+ = 2.2 V to 30 V, V^ = 0 V,  $V_{CM}$  =  $V_O$  = V+/2 and  $R_L$  > 1  $M\Omega$  to V+/2  $^{(1)}$ 

	PARAMETER	TEST CONDITIONS	TYP <sup>(2)</sup>	UNIT
SR	Slew rate	±4-V Step at V <sub>S</sub> ±6 V	1.25	V/µs
GBW	Gain-bandwidth product	$f = 100 \text{ kHz}, R_L = 10 \text{ k}\Omega$	4	MHz
e <sub>n</sub>	Input-referred voltage noise	f = 1 kHz	36	nV/√ <del>Hz</del>
i <sub>n</sub>	Input-referred current noise	f = 1 kHz	0.24	pA/√ <del>Hz</del>
T.H.D.	Total harmonic distortion	f = 10 kHz	0.006%	

Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the devices such that T<sub>J</sub> = T<sub>A</sub>. No ensure of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

#### 6.7 Electrical Characteristics: 2.2-V DC

Unless otherwise specified, all limits ensured for  $T_A$  = 25°C,  $V^+$  = 2.2 V,  $V^-$  = 0 V,  $V_{CM}$  =  $V_O$  =  $V^+/2$  and  $R_L$  > 1 M $\Omega$  to  $V^+/2$  unless noted that limits apply at the temperature. (1)(2)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
\/ Input offect velters		T <sub>A</sub> = 25°C			0.04	6	>/
Vos	Input offset voltage	$T_A = T_J$				8	mV
TCV <sub>OS</sub>	Input offset voltage average drift	$T_A = T_J$			2		μV/°C
		V <sub>CM</sub> = 0 V	T <sub>A</sub> = 25°C		89	200	
L	Input bias current	VCM = 0 V	$T_A = T_J$			250	nA
I <sub>B</sub>	input bias current	V <sub>CM</sub> = 2.2 V	$T_A = 25^{\circ}C$	-75	-35		IIA
		VCM = 2.2 V	$T_A = T_J$	-85			
		V <sub>CM</sub> = 0 V	$T_A = 25^{\circ}C$		0.8	70	
	Input offset current	VCM = 0 V	$T_A = T_J$			80	<b>~</b> ^
I <sub>OS</sub>	input onset current	V - 2.2.V	$T_A = 25^{\circ}C$		0.4	55	nA
		V <sub>CM</sub> = 2.2 V	$T_A = T_J$			65	
R <sub>IN</sub>	Input resistance	0 V ≤ V <sub>CM</sub> ≤ 2.2 V			18		$M\Omega$
CMRR	Common-mode rejection ratio	0 V ≤ V <sub>CM</sub> ≤ 2.2 V	$T_A = 25^{\circ}C$	60	82		dB
Civilata	Common-mode rejection ratio		$T_A = T_J$	56			uБ
PSRR	Power supply rejection ratio	2.2 V ≤ V <sup>+</sup> ≤ 30 V	$T_A = 25^{\circ}C$	87	104		dB
FORK	rower supply rejection ratio	2.2 V 3 V 3 30 V	$T_A = T_J$	84			ub
\/	Input common-mode voltage	CMRR > 60 dB			2.3		V
V <sub>CM</sub>	range	CIVILLY > 00 dD			-0.1		V
$A_V$	Large signal voltage gain	$R_L = 10 \text{ k}\Omega$	$T_A = 25^{\circ}C$	6.5	46		V/mV
AV	Large signal voltage gain	$V_O = 1.6 V_{PP}$	$T_A = T_J$	5.4			V/IIIV
			T 25°C		0.05	0.08	
		$R_L = 10 \text{ k}\Omega$	T <sub>A</sub> = 25°C		2.15		
Vo	Output swing		$T_A = T_J$			0.1	-
		$R_L = 2 k\Omega$	T <sub>A</sub> = 25°C		0.09	0.13	
			$T_A = T_J$			0.14	

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(1)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(2)</sup> All limits are ensured by testing or statistical analysis.



# **Electrical Characteristics: 2.2-V DC (continued)**

Unless otherwise specified, all limits ensured for  $T_A$  = 25°C,  $V^+$  = 2.2 V,  $V^-$  = 0 V,  $V_{CM}$  =  $V_O$  =  $V^+/2$  and  $R_L$  > 1 M $\Omega$  to  $V^+/2$  unless noted that limits apply at the temperature. (1)(2)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>SC</sub> Outpu		Coursing	T <sub>A</sub> = 25°C	8	10.9		mA
	Outside the state in the state of	Sourcing	$T_A = T_J$	5.5			
	Output short-circuit current	Sinking	T <sub>A</sub> = 25°C	6	7.7		
			$T_A = T_J$	5			
Is	Supply current	T <sub>A</sub> = 25°C			0.57	0.97	A
		$T_A = T_J$				1.24	mA

#### 6.8 Electrical Characteristics: 30-V DC

Unless otherwise specified, all limits ensured for  $T_A = 25^{\circ}C$ ,  $V^+ = 30$  V,  $V^- = 0$  V,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1$  M $\Omega$  to  $V^+/2$  unless noted that limits apply at the temperature<sup>(1)</sup>

PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT				
	Innut offeet veltere				0.04	6	mV				
Vos	Input offset voltage					8	mv				
TCV <sub>OS</sub>	Input offset voltage average drift	$T_A = T_J$			2		μV/°C				
		V 0.V	T <sub>A</sub> = 25°C		103	300	-				
	I <sub>B</sub> Input bias current	V <sub>CM</sub> = 0 V	$T_A = T_J$			500	n 1				
i <sub>B</sub> input bias current	V 20 V	T <sub>A</sub> = 25°C	-100	<b>-</b> 50		nA					
	$V_{CM} = 30 \text{ V}$	$T_A = T_J$	-200								
		V 0.V	T <sub>A</sub> = 25°C		1.2	90	0				
	land offert comment	$V_{CM} = 0 V$	$T_A = T_J$			190	nA				
I <sub>OS</sub> Input offset current	V 00.V	T <sub>A</sub> = 25°C		0.5	65	nA					
		V <sub>CM</sub> = 30 V	$T_A = T_J$			135	135				
R <sub>IN</sub>	Input resistance	0 V ≤ V <sub>CM</sub> ≤ 30 V			200		$M\Omega$				
		0.1/ 1.1/ 1.00.1/	T <sub>A</sub> = 25°C	80	104						
01.155	Common mode rejection ratio	0 V ≤ V <sub>CM</sub> ≤ 30 V	$T_A = T_J$	78			٩D				
CMRR		0.1/ 4.1/ 4.07.1/	T <sub>A</sub> = 25°C	90	115		dB				
		0 V ≤ V <sub>CM</sub> ≤ 27 V	$T_A = T_J$	88							
D0DD	5	0.01/ 11/4 1001/	T <sub>A</sub> = 25°C	87	104		ın				
PSRR	Power supply rejection ratio	2.2 V ≤ V <sup>+</sup> ≤ 30 V	$T_A = T_J$	84			dB				
	Input common-mode voltage	01400 00 10			30.1		.,,				
$V_{CM}$	range	CMRR > 80 dB			-0.1		V				
		$R_1 = 10 \text{ k}\Omega$	T <sub>A</sub> = 25°C	30	105						
$A_V$	Large signal voltage gain	$V_O = 28 V_{PP}$	$T_A = T_J$	20			V/mV				
			T <sub>A</sub> = 25°C		0.16	0.275					
.,		<b>D</b> 4010	$T_A = T_J$			0.375	.,				
V <sub>O</sub> Output swir	Output swing	$R_L = 10 \text{ k}\Omega$	T <sub>A</sub> = 25°C	29.75	29.8		V				
			$T_A = T_J$	28.65							
		Sourcing <sup>(2)</sup>	T <sub>A</sub> = 25°C	8.8	11.7						
			$T_A = T_J$	6.5							
I <sub>SC</sub>	Output short-circuit current	Sinking <sup>(2)</sup>	T <sub>A</sub> = 25°C	8.2	11.5		mA				
			$T_A = T_J$	6							

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the devices such that T<sub>J</sub> = T<sub>A</sub>. No ensure of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly into a PC board.



# **Electrical Characteristics: 30-V DC (continued)**


Unless otherwise specified, all limits ensured for  $T_A$  = 25°C,  $V^+$  = 30 V,  $V^-$  = 0 V,  $V_{CM}$  =  $V_O$  =  $V^+/2$  and  $R_L$  > 1 M $\Omega$  to  $V^+/2$  unless noted that limits apply at the temperature<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub> Supply curre	Cupply gurrant	T <sub>A</sub> = 25°C		0.72	1.3	A
	<b>Supply current</b>	$T_A = T_J$			1.35	mA



# 6.9 Typical Characteristics

 $T_A = 25$ °C,  $R_L = 1 \text{ M}\Omega$  unless otherwise specified




Copyright © 1999–2016, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**


 $T_A = 25$ °C,  $R_L = 1 \text{ M}\Omega$  unless otherwise specified



120

Figure 7. Noninverting Input Bias Current vs Common Mode Voltage  $V_S = \pm 1.1 \text{ V}$ 

Figure 8. Inverting Input Bias Current vs Common Mode Voltage  $V_S = \pm 2.5 \text{ V}$ 







Figure 9. Noninverting Input Bias Current vs Common Mode Voltage  $V_S = \pm 2.5 \text{ V}$ 

Figure 10. Noninverting Input Bias Current vs Common Mode Voltage  $V_S = \pm 15 \text{ V}$ 






Figure 11. Inverting Input Bias Current vs Common Mode Voltage  $V_S = \pm 15 \text{ V}$ 

Figure 12.  $V_O$  vs  $I_O$   $V_S$  = ±1.1 V



# **Typical Characteristics (continued)**

 $T_A = 25$ °C,  $R_L = 1 \text{ M}\Omega$  unless otherwise specified




Figure 13.  $V_O$  vs  $I_O$   $V_S$  = ±2.5 V




Figure 14. Short-Circuit Current vs Supply Voltage




Figure 15. Voltage Noise vs Frequency




Figure 16. Current Noise vs Frequency




Figure 17. Gain and Phase




Figure 18. Gain and Phase, 2.7-V Supply



# 7 Detailed Description

#### 7.1 Overview

Low supply current, wide bandwidth, input common mode voltage range that includes both rails, rail-to-rail output, good capacitive load driving ability, wide supply voltage (1.8 V to 32 V), and low distortion all make the LM7301 ideal for many diverse applications.

The high common-mode rejection ratio and full rail-to-rail input range provides precision performance when operated in noninverting applications where the common-mode error is added directly to the other system errors.

# 7.2 Feature Description

#### 7.2.1 Capacitive Load Driving

The LM7301 has the ability to drive large capacitive loads. For example, 1000 pF only reduces the phase margin to about 25°.

#### 7.2.2 Transient Response

The LM7301 offers a very clean, well-behaved transient response. Figure 19, Figure 20, Figure 22, and Figure 23 show the response when operated at gains of +1 and -1 when handling both small and large signals. The large phase margin, typically 70° to 80°, assures clean and symmetrical response. In the large signal scope photos, Figure 19 and Figure 22, the input signal is set to 4.8 V. The output goes to within 100 mV of the supplies cleanly and without overshoot. In the small signal samples, the response is clean, with only slight overshoot when used as a follower. Figure 21 and Figure 24 are the circuits used to make these photos.




Figure 19.  $A_V = -1$  V/V, Large Signal Behavior (1 V/div, 2  $\mu$ s/div)





Figure 20.  $A_V = -1$  V/V, Small Signal Behavior (0.2 V/div, 100  $\mu$ s/div)



Copyright © 2016, Texas Instruments Incorporated

Figure 21.  $A_V = -1 \text{ V/V Schematic}$ 



## **Feature Description (continued)**




Figure 22. A<sub>V</sub> = 1 V/V, Large Signal Behavior (1 V/div, 2 us/div)





Figure 23.  $A_V = 1 \text{ V/V}$ , Small Signal Behavior (0.2 V/div, 200  $\mu$ s/div)



Copyright © 2016, Texas Instruments Incorporated

Figure 24.  $A_V = 1-V/V$  Schematic

#### 7.2.3 Wide Supply Range

The high power-supply rejection ratio (PSRR) and common-mode rejection ratio (CMRR) provide precision performance when operated on battery or other unregulated supplies. This advantage is further enhanced by the very wide supply range (2.2 V to 30 V, ensured) offered by the LM7301. In situations where highly variable or unregulated supplies are present, the excellent PSRR and wide supply range of the LM7301 benefit the system designer with continued precision performance, even in such adverse supply conditions.

#### 7.2.4 Specific Advantages of 5-Pin SOT-23 (TinyPak)

The obvious advantage of the 5-pin SOT-23, TinyPak, is that it can save board space, a critical aspect of any portable or miniaturized system design. The need to decrease overall system size is inherent in any handheld, portable, or lightweight system application.

Furthermore, the low profile can help in height limited designs, such as consumer hand-held remote controls, sub-notebook computers, and PCMCIA cards.

An additional advantage of the tiny package is that it allows better system performance due to ease of package placement. Because the tiny package is so small, it can fit on the board right where the operational amplifier must be placed for optimal performance, unconstrained by the usual space limitations. This optimal placement of the tiny package allows for many system enhancements that are not easily achieved with the constraints of a larger package. For example, problems such as system noise due to undesired pickup of digital signals can be easily reduced or mitigated. This pickup problem is often caused by long wires in the board layout going to or from an operational amplifier. By placing the tiny package closer to the signal source and allowing the LM7301 output to drive the long wire, the signal becomes less sensitive to such pickup. An overall reduction of system noise results.

Often times system designers try to save space by using dual or quad op amps in their board layouts. This causes a complicated board layout due to the requirement of routing several signals to and from the same place on the board. Using the tiny operational amplifier eliminates this problem.

Additional space savings parts are available in tiny packages from Texas Instruments, including low-power amplifiers, precision-voltage references, and voltage regulators.

Product Folder Links: LM7301

## **Feature Description (continued)**

#### 7.2.5 Low-Distortion, High-Output Drive Capability

The LM7301 offers superior low-distortion performance, with a total-harmonic-distortion-plus-noise of 0.06% at f = 10 kHz. The advantage offered by the LM7301 is its low distortion levels, even at high output current and low load resistance. See *Stability Considerations* for methods used to ensure stability under all load conditions.

#### 7.3 Device Functional Modes

#### 7.3.1 Stability Considerations

Rail-to-rail output amplifiers like the LM7301 use the collector of the drive transistor(s) at the output pin, as shown in Figure 25. This allows the load to be driven as close as possible towards either supply rail.





Figure 25. Simplified Output Stage Block Diagram

While this architecture maximizes the load voltage swing range, it increases the dependence of loop gain and subsequently stability, on load impedance and DC load current, compared to a non-rail-to-rail architecture. Thus, with this type of output stage, it is even more crucial to ensure stability by meticulous bench verification under all load conditions, and to apply the necessary compensation or circuit modifications to overcome any instability, if necessary. Any such bench verification should also include temperature, supply voltage, input common mode and output bias point variations as well as capacitive loading.

For example, one set of conditions for which stability of the LM7301 amplifier may be compromised is when the DC output load is larger than ±0.5 mA, with input and output biased to mid-rail. Under such conditions, it may be possible to observe open-loop gain response peaking at a high frequency (for example, 200 MHz), which is beyond the expected frequency range of the LM7301 (4 MHz GBW). Without taking any precautions against gain peaking, it is possible to see increased settling time or even oscillations, especially with low closed loop gain and / or light AC loading. It is possible to reduce or eliminate this gain peaking by using external compensation components. One possible scheme that can be applied to reduce or eliminate this gain peaking is shown in Figure 26.



Copyright © 2016, Texas Instruments Incorporated

Figure 26. Non-Dissipating Snubber Network to Reduce Gain Peaking



#### **Device Functional Modes (continued)**

The non-dissipating snubber, consisting of  $R_c$  and  $C_c$ , acts as AC load to reduce high-frequency gain peaking with no DC loading so that total power dissipation is not increased. The increased AC load effectively reduces loop gain at higher frequencies thereby reducing gain peaking due to the possible causes stated in the previous sentence. For the particular set of  $R_c$  and  $C_c$  values shown in Figure 26, loop gain peaking is reduced by about 25 dB under worst case peaking conditions (I\_source= 2mA DC at around 180 MHz) thus confining loop gain to less than 0 dB and eliminating any possible instability. For best results, it may be necessary to *tune* the values of  $R_c$  and  $C_c$  in a particular application to consider other subtleties and tolerances.

#### 7.3.2 Power Dissipation

Although the LM7301 has internal output current limiting, shorting the output to ground when operating on a 30-V power supply will cause the operational amplifier to dissipate about 350 mW. This is a worst-case example. In the 8-pin SOIC package, this will cause a temperature rise of 42°C. In the 5-pin SOT-23 package, the higher thermal resistance will cause a calculated rise of 59°C. This can raise the junction temperature to greater than the absolute maximum temperature of 150°C.

Operating from split supplies greatly reduces the power dissipated when the output is shorted. Operating on ±15-V supplies can only cause a temperature rise of 21°C in the 8-pin SOIC and 30°C in the 5-pin SOT-23 package, assuming the short is to ground.

# 8 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

#### 8.1.1 Handheld Remote Controls

The LM7301 offers outstanding specifications for applications requiring good speed/power trade-off. In applications such as remote control operation, where high bandwidth and low power consumption are needed, the LM7301 performance can easily meet these requirements.

#### 8.1.2 Remote Microphone in Personal Computers


Remote microphones in Personal Computers often use a microphone at the top of the monitor which must drive a long cable in a high noise environment. One method often used to reduce the nose is to lower the signal impedance, which reduces the noise pickup. In this configuration, the amplifier usually requires 30 db to 40 db of gain, at bandwidths higher than most low-power CMOS parts can achieve. The LM7301 offers the tiny package, higher bandwidths, and greater output drive capability than other rail-to-rail input/output parts can provide for this application.

#### 8.1.3 Optical Line Isolation for Modems

The combination of the low distortion and good load driving capabilities of the LM7301 make it an excellent choice for driving opto-coupler circuits to achieve line isolation for modems. This technique prevents telephone line noise from coupling onto the modem signal. Superior isolation is achieved by coupling the signal optically from the computer modem to the telephone lines; however, this also requires a low distortion at relatively high currents. Due to its low distortion at high-output drive currents, the LM7301 fulfills this need, in this and in other telecom applications. See *Stability Considerations* for methods used to ensure stability under all load conditions.

#### 8.2 Typical Applications

The circuit shown in Figure 27 uses the wide supply voltage range (1.8 V to 32 V), rail-to-rail input and output voltage capability, and the unity gain stability of the LM7301 to sense the current flow from the power supply to a load, such as a battery being charged, or any other load. The circuit creates a ground-referenced output voltage, which varies linearly with the load current, for easy interface to the rest of the circuitry to create fault-protection, current and power metering, or current regulation functions.



Copyright © 2016, Texas Instruments Incorporated

Figure 27. High Side Current Sensing



## **Typical Applications (continued)**

#### 8.2.1 Design Requirements

The output port is designed for easy interface; it is ground-referenced and it produces 0 V with 0 A of load current. A typical stage that follows this stage, an ADC which samples the load current for example, is easily connected to the Q1 collector with no level shifting or additional biasing required.

Apart from a wide supply voltage capability, the operational amplifier used in Figure 27 must have an input voltage range that includes the V+ rail voltage to allow *high side* current sensing. Furthermore, it should be unity gain stable and have an output voltage range which is less than one  $V_{be}$  from V+. The LM7301 has all these requirements.

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Selecting R<sub>SENSE</sub>

Pick the value of  $R_{SENSE}$  low enough to minimize its heat / voltage loss while observing Equation 1 for minimum detectable load current,  $I_{CHARGE\ MIN}$ , and device offset voltage,  $V_{OS}$ :

$$R_{SENSE} > \frac{V_{OS}}{I_{CHARGE\_MIN}}$$
 (1)

With the schematic values shown and LM7301's V<sub>OS</sub> limit of 6 mV:

$$I_{CHARGE\_MIN} > 30 \text{ mA}$$
 (2)

If the system has the ability to be initialized and corrected for initial readings, it may be possible to lower the value of  $R_{\text{SENSE}}$ .

#### 8.2.2.2 Selecting R1, and R3 Values

Pick the R3 / R1 ratio to get the proper full-scale V<sub>OUT</sub> when the maximum load current, I<sub>CHARGE MAX</sub>, flows:

$$\frac{R3}{R1} = \frac{V_{OUT}}{R_{SENSE} \times I_{CHARGE\_MAX}}$$
(3)

For example, to get 3-V output with 3 A of load current when  $R_{SENSE}$  = 0.2  $\Omega$  results in:

$$\frac{R3}{R1} = 5 \tag{4}$$

Ensure that the resulting transfer function also satisfies the application's need when the minimum load current,  $I_{CHARGE\_MIN}$  is being sensed. In this example, the minimum output voltage will be 30 mV (when  $I_{CHARGE\_MIN} = 30$  mA).

With the R3/R1 ratio determined, pick the value of R3 for Q1 collector current less than 1 mA at the maximum  $V_{OUT}$ , and determine R1 from that.

#### 8.2.2.3 R1, R2 Selection

Normally, R2 is set equal to R1 to cancel out the error term due to the input bias current, I<sub>B</sub> (approximately 200 nA for the LM7301).

#### 8.2.2.4 Error Terms Expressions

Here are the expressions for the output change caused by various parameter shifts, evaluated for Figure 27 values with  $I_{CHARGE\ MAX}=3$  A:

Offset Voltage,  $\Delta V_{OS}$ :

$$\Delta V_{OUT} = \frac{\Delta V_{OS} \times R3}{R1} = 5\Delta V_{OS}$$
 (5)

Offset current, IOS:

$$\Delta V_{OUT} = \frac{\Delta I_{OS} \times R2 \times R3}{R1} = I_{OS} \times 10 \text{ k}$$
(6)

# **Typical Applications (continued)**

Self-heating of  $R_{SENSE}$  causing  $\Delta R_{SENSE}$  with  $I_{CHARGE\ MAX}$  flowing:

$$\Delta V_{OUT} = \Delta R_{SENSE} \times I_{CHARGE\_MAX} \times \frac{R3}{R1} = \Delta R_{SENSE} \times 15$$
(7)

# 8.2.2.5 Frequency Response

Depending on the application, it may be useful to have the means to control the upper end of the circuit's frequency response. An example is limiting the circuit's response to high-frequency load current spikes or switching frequencies so that the circuit only reacts to DC or lower frequencies. Capacitor C1 in Figure 27 can be used to accomplish just that. The original circuit has a –3-dB bandwidth close to 4.5 MHz which can be reduced by increasing the value of C1, as shown in Figure 28.





Figure 28. Current Sense Frequency Response vs C1 Value

# 8.2.3 Application Curves

Figure 29 shows the transfer function of the circuit for several values of  $R_{SENSE}$ . Notice that with 1  $\Omega$ , the output is limited to approximately 16 V because of the additional drop across the sense resistor at higher load currents.

Figure 30 shows the low-end of the load current is more non-linear for low RSENSE values, as noted in Selecting  $R_{SENSE}$  due to  $V_{OS}$ . Higher  $R_{SENSE}$  values help with this at the expense of a higher loss and voltage drop.






Figure 30. Low-End Transfer Function for Various R<sub>SENSE</sub>

Submit Documentation Feedback

Copyright © 1999–2016, Texas Instruments Incorporated



# 9 Power Supply Recommendations

The LM7301 is specified for operation from 1.8 V to 32 V (±0.9 V to ±16 V). Being a rail-to-rail input and output device, any operating voltage conditions within the supply voltage range can be accommodated.


Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies.

# 10 Layout

#### 10.1 Layout Guidelines


For best operational performance of the device, TI recommends good printed-circuit board (PCB) layout practices. Low-loss, 0.1- $\mu$ F bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single supply applications.

## 10.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 31. Schematic Representation



Copyright © 2016, Texas Instruments Incorporated

Figure 32. Operational Amplifier Board Layout for Noninverting Configuration



# 11 Device and Documentation Support

## 11.1 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Dec-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
LM7301IM	LIFEBUY	SOIC	D	8	95	Non-RoHS	Call TI	Level-1-235C-UNLIM	-40 to 85	LM73	
						& Green				01IM	
LM7301IM/NOPB	LIFEBUY	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM73	
										01IM	
LM7301IM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A04A	Samples
											Samples
LM7301IM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A04A	Samples
											Bumples
LM7301IMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM73	Samples
										01IM	Bampies

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Dec-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM7301IM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM7301IM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM7301IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 7-Dec-2023



# \*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM7301IM5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM7301IM5X/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LM7301IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2023

# **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM7301IM	D	SOIC	8	95	495	8	4064	3.05
LM7301IM	D	SOIC	8	95	495	8	4064	3.05
LM7301IM/NOPB	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated