

DM74AS573 Octal D-Type Transparent Latch with TRI-STATE® Outputs

General Description

These 8-bit registers feature totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the AS573 are transparent D-type latches, meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.


The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pin-out is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all the outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally equivalent with S373
- Improved AC performance over S373 at approximately half the power
- TRI-STATE buffer-type outputs drive bus lines directly
- Bus structured pinout

Connection Diagram



TL/F/6313-1

Order Number DM74AS573WM or DM74AS573N See NS Package Number M20B or N20A

Absolute Maximum Ratings

Supply Voltage 7V
Input Voltage 7V
Voltage Applied to Disabled Output 5.5V
Operating Free Air Temperature Range 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Typical $\theta_{\rm JA}$ N Package 52.0°C/W M Package 70.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	٧	
V _{IH}	High Level Input Voltage		2			٧	
VIL	Low Level Input Voltage				8.0	٧	
ЮН	High Level Output Current				-15	mA	
I _{OL} .	Low Level Output Current				48	mA	
tw	Width of Enable Pulse	High	4.5			ns	
* -		Low	5.5				
ts∪	Data Setup Time		2↑			ns	
tH	Data Hold Time		3↑			ns	
TA	Free Air Operating Temperature		0	*	70	°C	

The (↑) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	V _{CC} = 4.5V, I _I = -			-1.2	٧	
V _{OH} High Level Output Voltage		$V_{CC} = 4.5V$, $V_{IL} = Max$, $I_{OH} = Max$ $V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -2 \text{ mA}$		2.4	3.3		v
				V _{CC} - 2			
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, V_{IH} = I_{OL} = Max$		0.35	0.5	٧	
4	Input Current @ Max Input Voltage	V _{CC} = 5.5V, V _{IH} =			0.1	mA	
l _{IH}	High Level Input Current	V _{CC} = 5.5V, V _{IH} =			20	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} =$			-0.5	mA	
I _O (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
lozh	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V,$ $V_{O} = 2.7V$				50	μА
lozL	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_{O} = 0.4V$				-50	μΑ
lcc	Supply Current	V _{CC} = 5.5V	Outputs High		56	93	:
		Outputs Open	Outputs Low	_	55	90	mA
			Outputs Disabled		65	106	

Note 1: The output conditions have been chosen to produce a current that approximates one half of the true short-circuit output current, Ios.

6501122 0083088 003 📟

10-76

Switching Characteristics	over recommended operating free	air temperature range (N	Note 1)
---------------------------	---------------------------------	--------------------------	---------

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_L = 500\Omega$	Data ·	Any Q	3	6	ns
^t PHL	Propagation Delay Time High to Low Level Output	C _L = 50 pF	Data	Any Q	3	6	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		Enable	Any Q	6	11.5	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		Enable	Any Q	. 4	7.5	ns
t _{PZH}	Output Enable Time to High Level Output		Output Control	Any Q	2	6.5	ns
t _{PZL}	Output Enable Time to Low Level Output	÷	Output Control	Any Q	4	9.5	ns
t _{PHZ}	Output Disable Time from High Level Output		Output Control	Any Q	2	6.5	ns
t _{PLZ}	Output Disable Time from Low Level Output	e e e e e e e e e e e e e e e e e e e	Output Control	Any Q	2	7	ns

Note 1: See Section 5 for test waveforms and output load.

Function Table


Output Control	Enable G	D	Output Q
L	Н	Н	Н
L	н	L	L
L.	L	Х	Q_0
Н	X	Х	Z

L = Low State, H = High State, X = Don't Care

Z = High Impedance State

Q₀ = Previous Condition of Q

Logic Diagram



TL/F/6313-2