

GD54/74LS139

DUAL 2-TO-4-LINE DECODERS/DEMULITPLEXERS


Feature

- Designed Specifically for High Speed Memory Decoders and Data Transmission Systems
- Schottky Clamped for High Performance

Description

This schottky-clamped TTL MSI circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by schottky-clamped system decoder is negligible.

Pin Configuration



Suffix-Blank: Plastic Dual In Line Package
 Suffix-J : Ceramic Dual In Line Package

Function Table


INPUTS		OUTPUTS			
ENABLE	SELECT	Y0	Y1	Y2	Y3
G	B A				
H	X X	H	H	H	H
L	L L	L	H	H	H
L	L H	H	L	H	H
L	H L	H	H	L	H
L	H H	H	H	H	L

H: High level

L: Low level

X: Irrelevant

Function Block Diagram and Logic



Absolute Maximum Ratings

- Supply voltage, Vcc 7V
- Input voltage 7V
- Operating free-air temperature range 54LS -55°C to 125°C
74LS 0°C to 70°C
- Storage temperature range -65°C to 150°C

Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	54	4.5	5	5.5	V
		74	4.75	5	5.25	
I_{OH}	High-level output current	54, 74			-400	μA
I_{OL}	Low-level output current	54			4	mA
		74			8	
T_A	Operating free-air temperature	54	-55		125	$^{\circ}C$
		74	0		70	

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT	
V_{IH}	High-level input voltage			2		V	
V_{IL}	Low-level input voltage		54		0.7	V	
			74		0.8		
V_{IK}	Input clamp voltage	$V_{CC} = \text{Min.}$, $I_i = -18\text{mA}$			-1.5	V	
V_{OH}	High-level output voltage	$V_{CC} = \text{Min.}$, $V_{IL} = \text{Max}$	54	2.5	3.4	V	
		$I_{OH} = \text{Max.}$, $V_{IH} = \text{Min}$	74	2.7	3.4		
V_{OL}	Low-level output voltage	$V_{CC} = \text{Min}$	$I_{OL} = 4\text{mA}$	54, 74	0.25	V	
		$V_{IL} = \text{Max}$	$I_{OL} = 8\text{mA}$	74	0.35		
I_i	Input current at maximum input voltage	$V_{CC} = \text{Max.}$, $V_i = 7\text{V}$			0.1	mA	
I_{IH}	High-level input current	$V_{CC} = \text{Max.}$, $V_i = 2.7\text{V}$			20	μA	
I_{IL}	Low-level input current	$V_{CC} = \text{Max.}$, $V_i = 0.4\text{V}$			-0.4	mA	
I_{os}	Short-circuit output current	$V_{CC} = \text{Max}$ (Note 2)		-20	-100	mA	
I_{CC}	Supply current	$V_{CC} = 5.25\text{V}$ Outputs enabled and open			6.8	11	mA

Note 1: All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.

Note 2: Not more than one output should be shorted at a time, and duration should not exceed one second.

Switching Characteristics, $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LEVEL	TEST CONDITION#	MIN	TYP	MAX	UNIT
t_{PLH}	Binary Select	Any	2	$C_L = 15\text{pF}$ $R_L = 2\text{k}\Omega$	13	20		ns
t_{PHL}			3		22	33		ns
t_{PLH}			3		18	29		ns
t_{PHL}		Enable	2		25	38		ns
t_{PLH}			2		16	24		ns
t_{PHL}			2		21	32		ns

#For load circuit and voltage waveforms, see page 3-11.