



FLASH MEMORY

MT28F800B5 MT28F008B5

5V Only, Dual Supply (Smart 5)
0.18µm Process Technology

FEATURES

- Eleven erase blocks:
 - 16KB/8K-word boot block (protected)
 - Two 8KB/4K-word parameter blocks
 - Eight main memory blocks
- Smart 5 technology (B5):
 - 5V ±10% V_{CC}
 - 5V ±10% V_{PP} application/production programming¹
- Advanced 0.18µm CMOS floating-gate process
- Compatible with 0.3µm Smart 5 device
- Address access time: 80ns
- 100,000 ERASE cycles
- Industry-standard pinouts
- Automated write and erase algorithm
- Two-cycle WRITE/ERASE sequence
- TSOP and SOP packaging options
- Byte- or word-wide READ and WRITE (MT28F800B5, 1 Meg x 8/512K x 16)

OPTIONS

- Timing
 - 80ns
- Configurations
 - 1 Meg x 8
 - 512K x 16/1 Meg x 8
- Boot Block Starting Word Address
 - Top
 - Bottom
- Operating Temperature Range
 - Commercial (0°C to +70°C)
 - Extended (-40°C to +85°C)
- Packages
 - MT28F008B5
 - Plastic 40-pin TSOP Type I (10mm x 20mm)
 - MT28F800B5
 - Plastic 48-pin TSOP Type I (12mm x 20mm)
 - Plastic 44-pin SOP (600 mil)


MARKING

	-8
	MT28F008B5
	MT28F800B5
Top	T
Bottom	B
Commercial (0°C to +70°C)	None
Extended (-40°C to +85°C)	ET
MT28F008B5 Plastic 40-pin TSOP Type I (10mm x 20mm)	VG
MT28F800B5 Plastic 48-pin TSOP Type I (12mm x 20mm)	WG
MT28F800B5 Plastic 44-pin SOP (600 mil)	SG ²

- NOTE:**
1. This generation of devices does not support 12V V_{PP} compatibility production programming; however, 5V V_{PP} application production programming can be used with no loss of performance.
 2. Contact factory for availability.

Part Number Example:

MT28F800B5WG-8 BET



GENERAL DESCRIPTION

The MT28F008B5 (x8) and MT28F800B5 (x16/x8) are nonvolatile, electrically block-erasable (flash), programmable read-only memories containing 8,388,608 bits organized as 524,288 words (16 bits) or 1,048,576 bytes (8 bits). Writing or erasing the device is done with a 5V V_{PP} voltage, while all operations are performed with a 5V V_{CC}. Due to process technology advances, 5V V_{PP} is optimal for application and production programming. These devices are fabricated with Micron's advanced 0.18µm CMOS floating-gate process.

The MT28F008B5 and MT28F800B5 are organized into eleven separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the devices feature a hardware-protected boot block. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density and are written and erased with no additional security measures.


Please refer to the Micron Web site (www.micron.com/flash) for the latest data sheet.



8Mb SMART 5 BOOT BLOCK FLASH MEMORY

PIN ASSIGNMENT (Top View)


48-Pin TSOP Type I



ORDER NUMBER AND PART MARKING

MT28F800B5WG-8 B
 MT28F800B5WG-8 T
 MT28F800B5WG-8 BET
 MT28F800B5WG-8 TET


44-Pin SOP¹



ORDER NUMBER AND PART MARKING

MT28F800B55G-8 B
 MT28F800B55G-8 T
 MT28F800B55G-8 BET
 MT28F800B55G-8 TET

40-Pin TSOP Type I




ORDER NUMBER AND PART MARKING

MT28F008B5VG-8 B
 MT28F008B5VG-8 T
 MT28F008B5VG-8 BET
 MT28F008B5VG-8 TET

NOTE: 1. Contact factory for availability.

FUNCTIONAL BLOCK DIAGRAM



NOTE: 1. Does not apply to MT28F800B5SG.
 2. Does not apply to MT28F008B5.


PIN DESCRIPTIONS

44-PIN SOP NUMBERS	40-PIN TSOP NUMBERS	48-PIN TSOP NUMBERS	SYMBOL	TYPE	DESCRIPTION
43	9	11	WE#	Input	Write Enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle is either a WRITE to the command execution logic (CEL) or to the memory array.
–	12	14	WP#	Input	Write Protect: Unlocks the boot block when HIGH if V _{PP} = V _{PPH} (5V) and RP# = V _{IH} during a WRITE or ERASE. Does not affect WRITE or ERASE operation on other blocks.
12	22	26	CE#	Input	Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode.
44	10	12	RP#	Input	Reset/Power-Down: When LOW, RP# clears the status register, sets the internal state machine (ISM) to the array read mode and places the device in deep power-down mode. All inputs, including CE#, are “Don’t Care,” and all outputs are High-Z. RP# unlocks the boot block and overrides the condition of WP# when at V _{HH} ; RP# must be held at V _{IH} during all other modes of operation.
14	24	28	OE#	Input	Output Enable: Enables data output buffers when LOW. When OE# is HIGH, the output buffers are disabled.
33	–	47	BYTE#	Input	Byte Enable: If BYTE# = HIGH, the upper byte is active through DQ8–DQ15. If BYTE# = LOW, DQ8–DQ14 are High-Z, and all data is accessed through DQ0–DQ7. DQ15/(A - 1) becomes the least significant address input.
11, 10, 9, 8, 7, 6, 5, 4, 42, 41, 40, 39, 38, 37, 36, 35, 34, 3, 2	21, 20, 19, 18, 17, 16, 15, 14, 8, 7, 36, 6, 5, 4, 3, 2, 1, 40, 13, 37	25, 24, 23, 22, 21, 20, 19, 18, 8, 7, 6, 5, 4, 3, 2, 1, 48, 17, 16	A0–A18/ (A19)	Input	Address Inputs: Select a unique 16-bit word or 8-bit byte. The DQ15/(A - 1) input becomes the lowest order address when BYTE# = LOW (MT28F800B5) to allow for a selection of an 8-bit byte from the 1,048,576 available.
31	–	45	DQ15/ (A - 1)	Input/ Output	Data I/O: MSB of data when BYTE# = HIGH. Address Input: LSB of address input when BYTE# = LOW during READ or WRITE operation.
15, 17, 19, 21, 24, 26, 28, 30	25-28, 32-35	29, 31, 33, 35, 38, 40, 42, 44	DQ0– DQ7	Input/ Output	Data I/Os: Data output pins during any READ operation or data input pins during a WRITE. These pins are used to input commands to the CEL.
16, 18, 20, 22, 25, 27, 29	–	30, 32, 34, 36, 39, 41, 43	DQ8– DQ14	Input/ Output	Data I/Os: Data output pins during any READ operation or data input pins during a WRITE when BYTE# = HIGH. These pins are High-Z when BYTE# is LOW.
1	11	13	V _{PP}	Supply	Write/Erase Supply Voltage: From a WRITE or ERASE CONFIRM until completion of the WRITE or ERASE, V _{PP} must be at 5V. V _{PP} = “Don’t Care” during all other operations.
23	30, 31	37	V _{CC}	Supply	Power Supply: +5V ±10%.
13, 32	23, 39	27, 46	V _{SS}	Supply	Ground.
–	29, 38	9, 10, 15	NC	–	No Connect: These pins may be driven or left unconnected.



8Mb SMART 5 BOOT BLOCK FLASH MEMORY

TRUTH TABLE (MT28F800B5)¹

FUNCTION	RP#	CE#	OE#	WE#	WP#	BYTE#	A0	A9	V _{PP}	DQ0-DQ7	DQ8-DQ14	DQ15/A-1
Standby	H	H	X	X	X	X	X	X	X	High-Z	High-Z	High-Z
RESET	L	X	X	X	X	X	X	X	X	High-Z	High-Z	High-Z
READ												
READ (word mode)	H	L	L	H	X	H	X	X	X	Data-Out	Data-Out	Data-Out
READ (byte mode)	H	L	L	H	X	L	X	X	X	Data-Out	High-Z	A-1
Output Disable	H	L	H	H	X	X	X	X	X	High-Z	High-Z	High-Z
WRITE/ERASE (EXCEPT BOOT BLOCK)²												
ERASE SETUP	H	L	H	L	X	X	X	X	X	20h	X	X
ERASE CONFIRM ³	H	L	H	L	X	X	X	X	V _{PPH}	D0h	X	X
WRITE SETUP	H	L	H	L	X	X	X	X	X	10h/40h	X	X
WRITE (word mode) ⁴	H	L	H	L	X	H	X	X	V _{PPH}	Data-In	Data-In	Data-In
WRITE (byte mode) ⁴	H	L	H	L	X	L	X	X	V _{PPH}	Data-In	X	A-1
READ ARRAY ⁵	H	L	H	L	X	X	X	X	X	FFh	X	X
WRITE/ERASE (BOOT BLOCK)²												
ERASE SETUP	H	L	H	L	X	X	X	X	X	20h	X	X
ERASE CONFIRM ³	V _{HH}	L	H	L	X	X	X	X	V _{PPH}	D0h	X	X
ERASE CONFIRM ^{3, 6}	H	L	H	L	H	X	X	X	V _{PPH}	D0h	X	X
WRITE SETUP	H	L	H	L	X	X	X	X	X	10h/40h	X	X
WRITE (word mode) ⁴	V _{HH}	L	H	L	X	H	X	X	V _{PPH}	Data-In	Data-In	Data-In
WRITE (word mode) ^{4, 6}	H	L	H	L	H	H	X	X	V _{PPH}	Data-In	Data-In	Data-In
WRITE (byte mode) ⁴	V _{HH}	L	H	L	X	L	X	X	V _{PPH}	Data-In	X	A-1
WRITE (byte mode) ^{4, 6}	H	L	H	L	H	L	X	X	V _{PPH}	Data-In	X	A-1
READ ARRAY ⁵	H	L	H	L	X	X	X	X	X	FFh	X	X
DEVICE IDENTIFICATION⁷												
Manufacturer Compatibility (word mode) ⁸	H	L	L	H	X	H	L	V _{ID}	X	89h	00h	–
Manufacturer Compatibility (byte mode)	H	L	L	H	X	L	L	V _{ID}	X	89h	High-Z	X
Device (word mode, top boot) ⁸	H	L	L	H	X	H	H	V _{ID}	X	9Ch	88h	–
Device (byte mode, top boot)	H	L	L	H	X	L	H	V _{ID}	X	9Ch	High-Z	X
Device (word mode, bottom boot) ⁸	H	L	L	H	X	H	H	V _{ID}	X	9Dh	88h	–
Device (byte mode, bottom boot)	H	L	L	H	X	L	H	V _{ID}	X	9Dh	High-Z	X

- NOTE:**
1. L = V_{IL} (LOW), H = V_{IH} (HIGH), X = V_{IL} or V_{IH} ("Don't Care").
 2. V_{PPH} = 5V.
 3. Operation must be preceded by ERASE SETUP command.
 4. Operation must be preceded by WRITE SETUP command.
 5. The READ ARRAY command must be issued before reading the array after writing or erasing.
 6. When WP# = V_{IH}, RP# may be at V_{IH} or V_{HH}.
 7. A1–A8, A10–A18 = V_{IL}.
 8. Value reflects DQ8–DQ15.


TRUTH TABLE (MT28F008B5)¹

FUNCTION	RP#	CE#	OE#	WE#	WP#	A0	A9	V _{PP}	DQ0-DQ7
Standby	H	H	X	X	X	X	X	X	High-Z
RESET	L	X	X	X	X	X	X	X	High-Z
READ									
READ	H	L	L	H	X	X	X	X	Data-Out
Output Disable	H	L	H	H	X	X	X	X	High-Z
WRITE/ERASE (EXCEPT BOOT BLOCK)²									
ERASE SETUP	H	L	H	L	X	X	X	X	20h
ERASE CONFIRM ³	H	L	H	L	X	X	X	V _{PPH}	D0h
WRITE SETUP	H	L	H	L	X	X	X	X	10h/40h
WRITE ⁴	H	L	H	L	X	X	X	V _{PPH}	Data-In
READ ARRAY ⁵	H	L	H	L	X	X	X	X	FFh
WRITE/ERASE (BOOT BLOCK)²									
ERASE SETUP	H	L	H	L	X	X	X	X	20h
ERASE CONFIRM ³	V _{HH}	L	H	L	X	X	X	V _{PPH}	D0h
ERASE CONFIRM ^{3, 6}	H	L	H	L	H	X	X	V _{PPH}	D0h
WRITE SETUP	H	L	H	L	X	X	X	X	10h/40h
WRITE ⁴	V _{HH}	L	H	L	X	X	X	V _{PPH}	Data-In
WRITE ^{4, 6}	H	L	H	L	H	X	X	V _{PPH}	Data-In
READ ARRAY ⁵	H	L	H	L	X	X	X	X	FFh
DEVICE IDENTIFICATION⁷									
Manufacturer Compatibility	H	L	L	H	X	L	V _{ID}	X	89h
Device (top boot)	H	L	L	H	X	H	V _{ID}	X	98h
Device (bottom boot)	H	L	L	H	X	H	V _{ID}	X	99h

- NOTE:**
1. L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}.
 2. V_{PPH} = 5V.
 3. Operation must be preceded by ERASE SETUP command.
 4. Operation must be preceded by WRITE SETUP command.
 5. The READ ARRAY command must be issued before reading the array after writing or erasing.
 6. When WP# = V_{IH}, RP# may be at V_{IH} or V_{HH}.
 7. A1–A8, A10–A19 = V_{IL}.



FUNCTIONAL DESCRIPTION

The MT28F800B5 and MT28F008B5 Flash memories incorporate a number of features ideally suited for system firmware. The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased with commands to the command execution logic (CEL). The CEL controls the operation of the internal state machine (ISM), which completely controls all WRITE, BLOCK ERASE, and VERIFY operations. The ISM protects each memory location from over-erase and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

The Functional Description provides detailed information on the operation of the MT28F800B5 and MT28F008B5 and is organized into these sections:

- Overview
- Memory Architecture
- Output (READ) Operations
- Input Operations
- Command Set
- ISM Status Register
- Command Execution
- Error Handling
- WRITE/ERASE Cycle Endurance
- Power Usage
- Power-Up

OVERVIEW

SMART 5 TECHNOLOGY (B5)

Smart 5 operation allows maximum flexibility for in-system READ, WRITE and ERASE operations. WRITE and ERASE operations may be executed with a V_{PP} voltage of 3.3V or 5V. Due to process technology advances, 5V V_{PP} is optimal for application and production programming. For any operation, V_{CC} is at 5V.

ELEVEN INDEPENDENTLY ERASABLE MEMORY BLOCKS

The MT28F800B5 and MT28F008B5 are organized into eleven independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writing by requiring either a super-voltage on the RP# pin or driving the WP# pin HIGH. (The WP# pin does not apply to the SOP package.) One of these two conditions must exist, along with the V_{PP} voltage (5V) on the V_{PP} pin, before a WRITE or ERASE is performed on the boot block. The remaining blocks require that only the V_{PP} voltage be present on the V_{PP} pin before writing or erasing.

HARDWARE-PROTECTED BOOT BLOCK

This block of the memory array can be erased or written only when the RP# pin is taken to V_{HH} or when the WP# pin is brought HIGH. (The WP# pin does not apply to the SOP package.) This provides additional security for the core firmware during in-system firmware updates should an unintentional power fluctuation or system reset occur. The MT28F800B5 and MT28F008B5 are available with the boot block starting at the bottom of the address space ("B" suffix) or the top of the address space ("T" suffix).

SELECTABLE BUS SIZE (MT28F800B5)

The MT28F800B5 allows selection of an 8-bit (1 Meg x 8) or 16-bit (512K x 16) data bus for reading and writing the memory. The BYTE# pin is used to select the bus width. In the x16 configuration, control data is read or written only on the lower 8 bits (DQ0–DQ7).

Data written to the memory array utilizes all active data pins for the selected configuration. When the x8 configuration is selected, data is written in byte form; when the x16 configuration is selected, data is written in word form.

INTERNAL STATE MACHINE (ISM)

BLOCK ERASE and BYTE/WORD WRITE timing are simplified with an ISM that controls all erase and write algorithms in the memory array. The ISM ensures protection against overerase and optimizes write margin to each cell.

During WRITE operations, the ISM automatically increments and monitors WRITE attempts, verifies write margin on each memory cell and updates the ISM status register. When BLOCK ERASE is performed, the ISM automatically overwrites the entire addressed block (eliminates overerase), increments and monitors ERASE attempts, and sets bits in the ISM status register.

ISM STATUS REGISTER

The ISM status register enables an external processor to monitor the status of the ISM during WRITE and ERASE operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with an ERASE or WRITE task and when an ERASE has been suspended. Additional error information is set in three other bits: V_{PP} status, write status, and erase status.

COMMAND EXECUTION LOGIC (CEL)

The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e., memory array, ID register or status register). Commands may be issued to the CEL



8Mb SMART 5 BOOT BLOCK FLASH MEMORY

while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.

DEEP POWER-DOWN MODE

To allow for maximum power conservation, the MT28F800B5 and MT28F008B5 feature a very low current, deep power-down mode. To enter this mode, the RP# pin is taken to $V_{SS} \pm 0.2V$. In this mode, the current draw is a maximum of 20µA. Entering deep power-down also clears the status register and sets the ISM to the read array mode.

MEMORY ARCHITECTURE

The MT28F800B5 and MT28F008B5 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into eleven addressable blocks that vary in size and are independently erasable. When blocks rather than the entire array are erased, total device endurance is enhanced, as is system flexibility. Only the ERASE function is block-oriented. All READ and WRITE operations are done on a random-access basis.

The boot block is protected from unintentional ERASE or WRITE with a hardware protection circuit which re-

quires that a super-voltage be applied to RP# or that the WP# pin be driven HIGH before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The remaining ten blocks do not require that either of these two conditions be met before WRITE or ERASE operations.

BOOT BLOCK

The hardware-protected boot block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the RP# pin is at the specified boot block unlock voltage (V_{HH}) or when the WP# pin is HIGH. During a WRITE or ERASE of the boot block, the RP# pin must be held at V_{HH} or the WP# pin held HIGH until the WRITE or ERASE is completed. (The WP# pin does not apply to the SOP package.) The V_{PP} pin must be at V_{PPH} (5V) when the boot block is written to or erased.

The MT28F800B5 and MT28F008B5 are available in two configurations and top or bottom boot block. The top boot block version supports processors of the x86 variety. The bottom boot block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.

WORD ADDRESS	BYTE ADDRESS	
7FFFFh	FFFFh	128KB Main Block
70000h 6FFFFh	E0000h DFFFFh	
60000h 5FFFFh	C0000h BFFFFh	128KB Main Block
50000h 4FFFFh	A0000h 9FFFFh	128KB Main Block
40000h 3FFFFh	80000h 7FFFFh	128KB Main Block
30000h 2FFFFh	60000h 5FFFFh	128KB Main Block
20000h 1FFFFh	40000h 3FFFFh	128KB Main Block
10000h 0FFFFh	20000h 1FFFFh	96KB Main Block
04000h 03FFFh 03000h 02FFFh 02000h 01FFFh	08000h 07FFFh 06000h 05FFFh 04000h 03FFFh	8KB Parameter Block 8KB Parameter Block
00000h	00000h	16KB Boot Block

WORD ADDRESS	BYTE ADDRESS	
7FFFFh	FFFFh	16KB Boot Block
7E000h 7DFFFh 7D000h 7CFFFh 7C000h 7BFFFh	FC000h FBFFFh FA000h F9FFFh F8000h F7FFFh	
70000h 6FFFFh	E0000h DFFFFh	96KB Main Block
60000h 5FFFFh	C0000h BFFFFh	128KB Main Block
50000h 4FFFFh	A0000h 9FFFFh	128KB Main Block
40000h 3FFFFh	80000h 7FFFFh	128KB Main Block
30000h 2FFFFh	60000h 5FFFFh	128KB Main Block
20000h 1FFFFh	40000h 3FFFFh	128KB Main Block
10000h 0FFFFh	20000h 1FFFFh	128KB Main Block
00000h	00000h	128KB Main Block

Bottom Boot
MT28F800B5/008B5xx-xxB

Top Boot
MT28F800B5/008B5xx-xxT

Figure 1
Memory Address Maps



PARAMETER BLOCKS

The two 8KB parameter blocks store less sensitive and more frequently changing system parameters and also may store configuration or diagnostic coding. These blocks are enabled for erasure when the V_{PP} pin is at V_{PPH} . No super-voltage unlock or $WP\#$ control is required.

MAIN MEMORY BLOCKS

The eight remaining blocks are general-purpose memory blocks and do not require a super-voltage on $RP\#$ or $WP\#$ control to be erased or written. These blocks are intended for code storage, ROM-resident applications or operating systems that require in-system update capability.

OUTPUT (READ) OPERATIONS

The MT28F800B5 and MT28F008B5 feature three different types of READs. Depending on the current mode of the device, a READ operation produces data from the memory array, status register or device identification register. In each of these three cases, the $WE\#$, $CE\#$ and $OE\#$ inputs are controlled in a similar manner. Moving between modes to perform a specific READ is described in the Command Execution section.

MEMORY ARRAY

To read the memory array, $WE\#$ must be HIGH, and $OE\#$ and $CE\#$ must be LOW. Valid data is output on the DQ pins when these conditions are met, and a valid address is given. Valid data remains on the DQ pins until the address changes, or $OE\#$ or $CE\#$ goes HIGH, whichever occurs first. The DQ pins continue to output new data after each address transition as long as $OE\#$ and $CE\#$ remain LOW.

The MT28F800B5 features selectable bus widths. When the memory array is accessed as a 512K x 16, $BYTE\#$ is HIGH, and data is output on DQ0–DQ15. To access the memory array as a 1 Meg x 8, $BYTE\#$ must be LOW, DQ8–DQ14 are High-Z, and all data is output on DQ0–DQ7. The DQ15/(A - 1) pin becomes the lowest order address input so that 1,048,576 locations can be read.

After power-up or RESET, the device is automatically in the array read mode. All commands and their operations are described in the Command Set and Command Execution sections.

STATUS REGISTER

Performing a READ of the status register requires the same input sequencing as a READ of the array except that the address inputs are “Don’t Care.” The status register contents are always output on DQ0–DQ7, regardless of the condition of $BYTE\#$ on the MT28F800B5. DQ8–DQ15 are LOW when $BYTE\#$ is HIGH, and DQ8–DQ14 are High-Z when $BYTE\#$ is LOW. Data from the status register is latched on the falling edge of $OE\#$ or $CE\#$, whichever occurs last. If the contents of the status register change during a READ of the status register, either $OE\#$ or $CE\#$ may be toggled while the other is held LOW to update the output.

Following a WRITE or ERASE, the device automatically enters the status register read mode. In addition, a READ during a WRITE or ERASE produces the status register contents on DQ0–DQ7. When the device is in the erase suspend mode, a READ operation produces the status register contents until another command is issued. In certain other modes, READ STATUS REGISTER may be given to return to the status register read mode. All commands and their operations are described in the Command Set and Command Execution sections.

IDENTIFICATION REGISTER

A READ of the two 8-bit device identification registers requires the same input sequencing as a READ of the array. $WE\#$ must be HIGH, and $OE\#$ and $CE\#$ must be LOW. However, ID register data is output only on DQ0–DQ7, regardless of the condition of $BYTE\#$ on the MT28F800B5. A0 is used to decode between the two bytes of the device ID register; all other address inputs are “Don’t Care.” When A0 is LOW, the manufacturer compatibility ID is output, and when A0 is HIGH, the device ID is output. DQ8–DQ15 are High-Z when $BYTE\#$ is LOW. When $BYTE\#$ is HIGH, DQ8–DQ15 are 00h when the manufacturer compatibility ID is read and 88h when the device ID is read.

To get to the identification register read mode, READ IDENTIFICATION may be issued while the device is in certain other modes. In addition, the identification register read mode can be reached by applying a super-voltage (V_{ID}) to the A9 pin. Using this method, the ID register can be read while the device is in any mode. When A9 is returned to V_{IL} or V_{IH} , the device will return to the previous mode.

INPUT OPERATIONS

The DQ pins are used either to input data to the array or to input a command to the CEL. A command input issues an 8-bit command to the CEL to control the mode of operation of the device. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of inputs to write or erase the device is provided in the Command Execution section.

COMMANDS

To perform a command input, OE# must be HIGH, and CE# and WE# must be LOW. Addresses are “Don’t Care” but must be held stable, except during an ERASE CONFIRM (described in a later section). The 8-bit command is input on DQ0–DQ7, while DQ8–DQ15 are “Don’t Care” on the MT28F800B5. The command is latched on the rising edge of CE# (CE#-controlled) or WE# (WE#-controlled), whichever occurs first. The condition of BYTE# has no effect on a command input.

MEMORY ARRAY

A WRITE to the memory array sets the desired bits to logic 0s but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, OE# must be HIGH, CE# and WE# must be LOW, and V_{PP} must be set to V_{PPH}. Writing to the boot block also requires that the RP# pin be at V_{HH} or WP# be HIGH. A0–A18 (A19) provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of CE# (CE#-controlled) or WE# (WE#-controlled), whichever occurs first. A WRITE must be preceded by a WRITE SETUP command. Details on how to input data to the array are described in the Write Sequence section.

Selectable bus sizing applies to WRITES as it does to READs on the MT28F800B5. When BYTE# is LOW (byte mode), data is input on DQ0–DQ7, DQ8–DQ14 are High-Z, and DQ15 becomes the lowest order address input. When BYTE# is HIGH (word mode), data is input on DQ0–DQ15.

**Table 1
Command Set**

COMMAND	HEX CODE	DESCRIPTION
RESERVED	00h	This command and all unlisted commands are invalid and should not be called. These commands are reserved to allow for future feature enhancements.
READ ARRAY	FFh	Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after power-up or RESET.
IDENTIFY DEVICE	90h	Allows the device and manufacturer compatibility ID to be read. A0 is used to decode between the manufacturer compatibility ID (A0 = LOW) and device ID (A0 = HIGH).
READ STATUS REGISTER	70h	Allows the status register to be read. Please refer to Table 2 for more information on the status register bits.
CLEAR STATUS REGISTER	50h	Clears status register bits 3-5, which cannot be cleared by the ISM.
ERASE SETUP	20h	The first command given in the two-cycle ERASE sequence. The ERASE is not completed unless followed by ERASE CONFIRM.
ERASE CONFIRM/RESUME	D0h	The second command given in the two-cycle ERASE sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the ERASE.
WRITE SETUP	40h or 10h	The first command given in the two-cycle WRITE sequence. The write data and address are given in the following cycle to complete the WRITE.
ERASE SUSPEND	B0h	Requests a halt of the ERASE and puts the device into the erase suspend mode. When the device is in this mode, only READ STATUS REGISTER, READ ARRAY and ERASE RESUME commands may be executed.



COMMAND SET

To simplify writing of the memory blocks, the MT28F800B5 and MT28F008B5 incorporate an ISM that controls all internal algorithms for writing and erasing the floating gate memory cells. An 8-bit command set is used to control the device. Details on how to sequence commands are provided in the Command Execution section. Table 1 lists the valid commands.

ISM STATUS REGISTER

The 8-bit ISM status register (see Table 2) is polled to check for WRITE or ERASE completion or any related errors. During or following a WRITE, ERASE or ERASE SUSPEND, a READ operation outputs the status register contents on DQ0–DQ7 without prior command. While the status register contents are read, the outputs are not updated if there is a change in the ISM status unless OE#

or CE# is toggled. If the device is not in the write, erase, erase suspend or status register read mode, READ STATUS REGISTER (70h) can be issued to view the status register contents.

All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM. The erase, write and V_{PP} status bits must be cleared using CLEAR STATUS REGISTER. If the V_{PP} status bit (SR3) is set, the CEL does not allow further WRITE or ERASE operations until the status register is cleared. This enables the user to choose when to poll and clear the status register. For example, the host system may perform multiple BYTE WRITE operations before checking the status register instead of checking after each individual WRITE. Asserting the RP# signal or powering down the device also clears the status register.

Table 2
Status Register

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	ISM STATUS 1 = Ready 0 = Busy	The ISMS bit displays the active status of the state machine during WRITE or BLOCK ERASE operations. The controlling logic polls this bit to determine when the erase and write status bits are valid.
SR6	ERASE SUSPEND STATUS 1 = ERASE suspended 0 = ERASE in progress/completed	Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit remains "1" until an ERASE RESUME is issued.
SR5	ERASE STATUS 1 = BLOCK ERASE error 0 = Successful BLOCK ERASE	ES is set to "1" after the maximum number of ERASE cycles is executed by the ISM without a successful verify. ES is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR4	WRITE STATUS 1 = WORD/BYTE WRITE error 0 = Successful WORD/BYTE WRITE	WS is set to "1" after the maximum number of WRITE cycles is executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET.
SR3	V _{PP} STATUS 1 = No V _{PP} voltage detected 0 = V _{PP} present	V _{PPS} detects the presence of a V _{PP} voltage. It does not monitor V _{PP} continuously, nor does it indicate a valid V _{PP} voltage. The V _{PP} pin is sampled for 5V after WRITE or ERASE CONFIRM is given. V _{PPS} must be cleared by CLEAR STATUS REGISTER or by a RESET.
SR0-2	RESERVED	Reserved for future use.



COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode allows specific operations to be performed. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode, and Table 3 lists all command sequences required to perform the desired operation.

READ ARRAY

The array read mode is the initial state of the device upon power-up and after a RESET. If the device is in any other mode, READ ARRAY (FFh) must be given to return to the array read mode. Unlike the WRITE SETUP command (40h), READ ARRAY does not need to be given before each individual read access.

IDENTIFY DEVICE

IDENTIFY DEVICE (90h) may be written to the CEL to enter the identify device mode. While the device is in this mode, any READ produces the device ID when A0 is HIGH and the manufacturer compatibility ID when A0 is LOW. The device remains in this mode until another command is given.

WRITE SEQUENCE

Two consecutive cycles are needed to input data to the array. WRITE SETUP (40h or 10h) is given in the first cycle. The next cycle is the WRITE, during which the write address and data are issued and V_{PP} is brought to V_{PPH} . Writing to the boot block also requires that the RP# pin be brought to V_{HH} or the WP# pin be brought HIGH at the same time V_{PP} is brought to V_{PPH} . The ISM now begins to write the word or byte. V_{PP} must be held at V_{PPH} until the WRITE is completed ($SR7 = 1$).

While the ISM executes the WRITE, the ISM status bit ($SR7$) is at "0," and the device does not respond to any commands. Any READ operation produces the status register contents on DQ0–DQ7. When the ISM status bit ($SR7$) is set to a logic 1, the WRITE has been completed, and the device enters status register read mode until another command is given.

After the ISM has initiated the WRITE, it cannot be aborted except by a RESET or by powering down the part. Doing either during a WRITE corrupts the data being written. If only the WRITE SETUP command has been given, the WRITE may be nullified by performing a null WRITE. To execute a null WRITE, FFh must be written

Table 3
Command Sequences

COMMANDS	BUS CYCLES REQ'D	FIRST CYCLE			SECOND CYCLE			NOTES
		OPERATION	ADDRESS	DATA	OPERATION	ADDRESS	DATA	
READ ARRAY	1	WRITE	X	FFh				1
IDENTIFY DEVICE	3	WRITE	X	90h	READ	IA	ID	2, 3
READ STATUS REGISTER	2	WRITE	X	70h	READ	X	SRD	4
CLEAR STATUS REGISTER	1	WRITE	X	50h				
ERASE SETUP/CONFIRM	2	WRITE	X	20h	WRITE	BA	D0h	5, 6
ERASE SUSPEND/RESUME	2	WRITE	X	B0h	WRITE	X	D0h	
WRITE SETUP/WRITE	2	WRITE	X	40h	WRITE	WA	WD	6, 7
ALTERNATE WORD/BYTE WRITE	2	WRITE	X	10h	WRITE	WA	WD	6, 7

- NOTE:**
1. Must follow WRITE or ERASE CONFIRM commands to the CEL to enable flash array READ cycles.
 2. IA = Identify Address: 00h for manufacturer compatibility ID; 01h for device ID.
 3. ID = Identify Data.
 4. SRD = Status Register Data.
 5. BA = Block Address (A12–A19).
 6. Addresses are "Don't Care" in first cycle but must be held stable.
 7. WA = Address to be written; WD = Data to be written to WA.



when BYTE# is LOW, or FFFFh must be written when BYTE# is HIGH. When the ISM status bit (SR7) has been set, the device is in the status register read mode until another command is issued.

ERASE SEQUENCE

Executing an ERASE sequence sets all bits within a block to logic 1. The command sequence necessary to execute an ERASE is similar to that of a WRITE. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an ERASE of a block. In the first cycle, addresses are “Don’t Care,” and ERASE SETUP (20h) is given. In the second cycle, V_{PP} must be brought to V_{PPH}, an address within the block to be erased must be issued, and ERASE CONFIRM (D0h) must be given. If a command other than ERASE CONFIRM is given, the write and erase status bits (SR4 and SR5) are set, and the device is in the status register read mode.

After the ERASE CONFIRM (D0h) is issued, the ISM starts the ERASE of the addressed block. Any READ operation outputs the status register contents on DQ0–DQ7. V_{PP} must be held at V_{PPH} until the ERASE is completed (SR7 = 1). When the ERASE is completed, the device is in the status register read mode until another command is issued. Erasing the boot block also requires that either the RP# pin be set to V_{HH} or the WP# pin be held HIGH at the same time V_{PP} is set to V_{PPH}.

ERASE SUSPENSION

The only command that may be issued while an ERASE is in progress is ERASE SUSPEND. This command allows other commands to be executed while pausing the ERASE in progress. When the device has reached the erase suspend mode, the erase suspend status bit (SR6) and ISM status bit (SR7) is set. The device may now be given a READ ARRAY, ERASE RESUME or READ STATUS REGISTER command. After READ ARRAY has been issued, any location not within the block being erased may be read. If ERASE RESUME is issued before SR6 has been set, the device immediately proceeds with the ERASE in progress.

ERROR HANDLING

After the ISM status bit (SR7) has been set, the V_{PP} (SR3), write (SR4) and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, an error has occurred. The ISM cannot reset these three bits. To clear these bits, CLEAR STATUS REGISTER (50h) must be given. If the V_{PP} status bit (SR3) is set, further WRITE or ERASE operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.

Table 4
Status Register Error Decode¹

STATUS BITS			ERROR DESCRIPTION
SR5	SR4	SR3	
0	0	0	No errors
0	0	1	V _{PP} voltage error
0	1	0	WRITE error
0	1	1	WRITE error, V _{PP} voltage not valid at time of WRITE
1	0	0	ERASE error
1	0	1	ERASE error, V _{PP} voltage not valid at time of ERASE CONFIRM
1	1	0	Command sequencing error or WRITE/ERASE error
1	1	1	Command sequencing error, V _{PP} voltage error, with WRITE and ERASE errors

NOTE: 1. SR3–SR5 must be cleared using CLEAR STATUS REGISTER.



WRITE/ERASE CYCLE ENDURANCE

The MT28F800B5 and MT28F008B5 are designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, V_{PP} must be at $5V \pm 10\%$ during WRITE or ERASE cycles. Due to process technology advances, $5V V_{PP}$ is optimal for application and production programming.

POWER USAGE


The MT28F800B5 and MT28F008B5 offer several power-saving features that may be utilized in the array read mode to conserve power. Deep power-down mode is enabled by bringing RP# LOW. Current draw (I_{CC}) in this mode is a maximum of $20\mu A$. When CE# is HIGH, the device enters standby mode. In this mode, maximum I_{CC} current is $130\mu A$. If CE# is brought HIGH during a WRITE or ERASE, the ISM continues to operate, and the device consumes the respective active power until the WRITE or ERASE is completed.

POWER-UP

The likelihood of unwanted WRITE or ERASE operations is minimized because two consecutive cycles are required to execute either operation. However, to reset the ISM and to provide additional protection while V_{CC} is ramping, one of the following conditions must be met:



- RP# must be held LOW until V_{CC} is at valid functional level; *or*
- CE# or WE# may be held HIGH and RP# must be toggled from V_{CC} -GND- V_{CC} .

After a power-up or RESET, the status register is reset, and the device enters the array read mode.





NOTE: 1. V_{CC} must be within the valid operating range before RP# goes HIGH.


Figure 2
Power-Up/Reset Timing Diagram


**SELF-TIMED WRITE SEQUENCE
(WORD OR BYTE WRITE)¹**

COMPLETE WRITE STATUS-CHECK SEQUENCE


- NOTE:**
1. Sequence may be repeated for additional BYTE or WORD WRITES.
 2. Complete status check is not required. However, if SR3 = 1, further WRITES are inhibited until the status register is cleared.
 3. Device will be in status register read mode. To return to the array read mode, the FFh command must be issued.
 4. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or ERASE operations are allowed by the CEL.
 5. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.

SELF-TIMED BLOCK ERASE SEQUENCE¹COMPLETE BLOCK ERASE
STATUS-CHECK SEQUENCE

- NOTE:**
1. Sequence may be repeated to erase additional blocks.
 2. Complete status check is not required. However, if SR3 = 1, further ERASEs are inhibited until the status register is cleared.
 3. To return to the array read mode, the FFh command must be issued.
 4. Refer to the ERASE SUSPEND flowchart for more information.
 5. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or ERASE operations are allowed by the CEL.
 6. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.

ERASE SUSPEND/RESUME SEQUENCE




ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} Supply	
Relative to V _{SS}	-0.5V to +6V**
Input Voltage Relative to V _{SS}	-0.5V to +6V**
V _{PP} Voltage Relative to V _{SS}	-0.5V to +5.5V†
RP# or A9 Pin Voltage	
Relative to V _{SS}	-0.5V to +12.6V†
Temperature Under Bias	-40°C to +85°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	1W

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**V_{CC}, input and I/O pins may transition to -2V for <20ns and V_{CC} + 2V for <20ns.

†Voltage may pulse to -2V for <20ns and 14V for <20ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC READ OPERATING CONDITIONS

Commercial Temperature (0°C ≤ T_A ≤ +70°C) and Extended Temperature (-40°C ≤ T_A ≤ +85°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2	V _{CC} + 0.5	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-0.5	0.8	V	1
Device Identification Voltage, A9	V _{ID}	10	12.6	V	1

DC OPERATING CHARACTERISTICS

Commercial Temperature (0°C ≤ T_A ≤ +70°C) and Extended Temperature (-40°C ≤ T_A ≤ +85°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
OUTPUT VOLTAGE LEVELS (TTL)	V _{OH1}	2.4	–	V	1
Output High Voltage (I _{OH} = -2.5mA)					
Output Low Voltage (I _{OL} = 5.8mA)	V _{OL}	–	0.45	V	
OUTPUT VOLTAGE LEVELS (CMOS)	V _{OH2}	V _{CC} - 0.4	–	V	1
Output High Voltage (I _{OH} = -100μA)					
INPUT LEAKAGE CURRENT					
Any input (0V ≤ V _{IN} ≤ V _{CC}); All other pins not under test = 0V	I _L	-1	1	μA	
INPUT LEAKAGE CURRENT: V _{HH} INPUT (10V ≤ V _{HH} ≤ 12.6V = V _{ID})	I _{ID}	–	500	μA	
INPUT LEAKAGE CURRENT: RP# INPUT (10V ≤ RP# ≤ 12.6V = V _{HH})	I _{HH}	–	500	μA	
OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled; 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	

NOTE: 1. All voltages referenced to V_{SS}.



CAPACITANCE

($T_A = 25^\circ\text{C}$; $f = 1\text{ MHz}$)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	C_i	9	pF	
Output Capacitance	C_o	12	pF	

READ AND STANDBY CURRENT DRAIN¹

Commercial Temperature ($0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$) and Extended Temperature ($-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$)

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
READ CURRENT: WORD-WIDE, TTL INPUT LEVELS ($CE\# = V_{IL}$; $OE\# = V_{IH}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH} ; $RP\# = V_{IH}$)	I_{CC1}	55	mA	2, 3
READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS ($CE\# \leq 0.2V$; $OE\# \geq V_{CC} - 0.2V$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$; $RP\# \geq V_{CC} - 0.2V$)	I_{CC2}	50	mA	2, 3
READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS ($CE\# = V_{IL}$; $OE\# = V_{IH}$; $f = 10\text{ MHz}$; Other inputs = V_{IL} or V_{IH} ; $RP\# = V_{IH}$)	I_{CC3}	55	mA	2, 3
READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS ($CE\# \leq 0.2V$; $OE\# \geq V_{CC} - 0.2V$; $f = 10\text{ MHz}$; Other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$; $RP\# = V_{CC} - 0.2V$)	I_{CC4}	50	mA	2, 3
STANDBY CURRENT: TTL INPUT LEVELS V_{CC} power supply standby current ($CE\# = RP\# = V_{IH}$; Other inputs = V_{IL} or V_{IH})	I_{CC5}	2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS V_{CC} power supply standby current ($CE\# = RP\# = V_{CC} - 0.2V$)	I_{CC6}	130	μA	
DEEP POWER-DOWN CURRENT: V_{CC} SUPPLY ($RP\# = V_{SS} \pm 0.2V$)	I_{CC8}	20	μA	
STANDBY OR READ CURRENT: V_{PP} SUPPLY ($V_{PP} \leq 5.5V$)	I_{PP1}	± 15	μA	
DEEP POWER-DOWN CURRENT: V_{PP} SUPPLY ($RP\# = V_{SS} \pm 0.2V$)	I_{PP2}	5	μA	

- NOTE:**
1. $V_{CC} = \text{MAX } V_{CC}$ during I_{CC} tests.
 2. I_{CC} is dependent on cycle rates.
 3. I_{CC} is dependent on output loading. Specified values are obtained with the outputs open.


READ TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$) and Extended Temperature ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$); $V_{CC} = 5V \pm 10\%$

AC CHARACTERISTICS PARAMETER	SYMBOL	-8/-8 ET		UNITS	NOTES
		MIN	MAX		
READ cycle time	t_{RC}	80		ns	
Access time from CE#	t_{ACE}		80	ns	1
Access time from OE#	t_{AOE}		40	ns	1
Access time from address	t_{AA}		80	ns	
RP# HIGH to output valid delay	t_{RWH}		1,000	ns	
OE# or CE# HIGH to output in High-Z	t_{OD}		20	ns	
Output hold time from OE#, CE# or address change	t_{OH}	0		ns	
RP# LOW pulse width	t_{RP}	60		ns	


NOTE: 1. OE# may be delayed by $t_{ACE} - t_{AOE}$ after CE# falls before t_{ACE} is affected.



AC TEST CONDITIONS

Input pulse levels 0.4V to 2.4V
 Input rise and fall times <10ns
 Input timing reference level 0.8V and 2V
 Output timing reference level 0.8V and 2V
 Output load 1 TTL gate and $C_L = 100\text{pF}$

WORD-WIDE READ CYCLE¹



TIMING PARAMETERS

Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$)
 Extended Temperature ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$)


SYMBOL	-8/-8 ET		UNITS
	MIN	MAX	
t _{RC}	80		ns
t _{ACE}		80	ns
t _{AOE}		40	ns
t _{AA}		80	ns

SYMBOL	-8/-8 ET		UNITS
	MIN	MAX	
t _{RWH}		1,000	ns
t _{OD}		20	ns
t _{OH}	0		ns

NOTE: 1. BYTE# = HIGH (MT28F800B5 only).



BYTE-WIDE READ CYCLE¹



TIMING PARAMETERS

Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$)

Extended Temperature ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$)

SYMBOL	-8/-8 ET		UNITS
	MIN	MAX	
t_{RC}	80		ns
t_{ACE}		80	ns
t_{AOE}		40	ns
t_{AA}		80	ns

SYMBOL	-8/-8 ET		UNITS
	MIN	MAX	
t_{RWH}		1,000	ns
t_{OD}		20	ns
t_{OH}	0		ns

NOTE: 1. BYTE# = LOW (MT28F800B5 only).


RECOMMENDED DC WRITE/ERASE CONDITIONS¹

 Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$) and Extended Temperature ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$); $V_{PP} = 5\text{V} \pm 10\%$

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V_{PP} WRITE/ERASE lockout voltage	V_{PPLK}	–	1.5	V	2
V_{PP} voltage during WRITE/ERASE operation	V_{PPH}	4.5	5.5	V	3
Boot block unlock voltage	V_{HH}	10	12.6	V	
V_{CC} WRITE/ERASE lockout voltage	V_{LKO}	2	–	V	

WRITE/ERASE CURRENT DRAIN

 Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$) and Extended Temperature ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$); $V_{CC} = 5\text{V} \pm 10\%$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
WORD WRITE CURRENT: V_{CC} SUPPLY	I_{CC9}	25	mA	4
WORD WRITE CURRENT: V_{PP} SUPPLY	I_{PP3}	20	mA	4
BYTE WRITE CURRENT: V_{CC} SUPPLY	I_{CC10}	25	mA	5
BYTE WRITE CURRENT: V_{PP} SUPPLY	I_{PP4}	20	mA	5
ERASE CURRENT: V_{CC} SUPPLY	I_{CC11}	30	mA	
ERASE CURRENT: V_{PP} SUPPLY	I_{PP5}	40	mA	
ERASE SUSPEND CURRENT: V_{CC} SUPPLY (ERASE suspended)	I_{CC12}	10	mA	6
ERASE SUSPEND CURRENT: V_{PP} SUPPLY (ERASE suspended)	I_{PP6}	200	μA	

- NOTE:**
- WRITE operations are tested at V_{PP} voltages equal to or less than the previous ERASE.
 - Absolute WRITE/ERASE protection when $V_{PP} \leq V_{PPLK}$.
 - When 5V V_{CC} and V_{PP} are used, V_{CC} cannot exceed V_{PP} by more than 500mV during WRITE and ERASE operations.
 - Applies to MT28F800B5 only.
 - Applies to MT28F008B5 and MT28F800B5 with BYTE# = LOW.
 - Parameter is specified when device is not accessed. Actual current draw will be I_{CC12} plus read current if a READ is executed while the device is in erase suspend mode.


**SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND
 RECOMMENDED AC OPERATING CONDITIONS:**
WE# (CE#)-CONTROLLED WRITES

 Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$) and Extended Temperature ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$); $V_{CC} = 5V \pm 10\%$

AC CHARACTERISTICS PARAMETER	SYMBOL	-8/-8 ET		UNITS	NOTES
		MIN	MAX		
WRITE cycle time	t_{WC}	80		ns	
WE# (CE#) HIGH pulse width	t_{WPH} (t_{CPH})	30		ns	
WE# (CE#) pulse width	t_{WP} (t_{CP})	50		ns	
Address setup time to WE# (CE#) HIGH	t_{AS}	50		ns	
Address hold time from WE# (CE#) HIGH	t_{AH}	0		ns	
Data setup time to WE# (CE#) HIGH	t_{DS}	50		ns	
Data hold time from WE# (CE#) HIGH	t_{DH}	0		ns	
CE# (WE#) setup time to WE# (CE#) LOW	t_{CS} (t_{WS})	0		ns	
CE# (WE#) hold time from WE# (CE#) HIGH	t_{CH} (t_{WH})	0		ns	
V_{PP} setup time to WE# (CE#) HIGH	t_{VPS1}	200		ns	1
RP# HIGH to WE# (CE#) LOW delay	t_{RS}	600		ns	
RP# at V_{HH} or WP# HIGH setup time to WE# (CE#) HIGH	t_{RHS}	100		ns	2
WRITE duration (WORD or BYTE WRITE)	t_{WED1}	4.5		μs	4
Boot BLOCK ERASE duration	t_{WED2}	100		ms	4
Parameter BLOCK ERASE duration	t_{WED3}	100		ms	4
Main BLOCK ERASE duration	t_{WED4}	500		ms	4
WE# (CE#) HIGH to busy status ($SR7 = 0$)	t_{WB}	200		ns	3
V_{PP} hold time from status data valid	t_{VPH}	0		ns	4
RP# at V_{HH} or WP# HIGH hold time from status data valid	t_{RHH}	0		ns	2
Boot block relock delay time	t_{REL}		100	ns	5


WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS

PARAMETER	TYP	MAX	UNITS	NOTES
Boot/parameter BLOCK ERASE time	0.5	7	s	6
Main BLOCK ERASE time	1.5	14	s	6
Main BLOCK WRITE time (byte mode)	1	–	s	6, 7, 8
Main BLOCK WRITE time (word mode)	1	–	s	6, 7, 8

- NOTE:**
1. Measured with $V_{PP} = V_{PPH} = 5V$.
 2. RP# should be held at V_{HH} or WP# held HIGH until boot block WRITE or ERASE is complete.
 3. Polling status register before t_{WB} is met may falsely indicate WRITE or ERASE completion.
 4. WRITE/ERASE times are measured to valid status register data ($SR7 = 1$).
 5. t_{REL} is required to relock boot block after WRITE or ERASE to boot block.
 6. Typical values measured at $T_A = +25^{\circ}\text{C}$.
 7. Assumes no system overhead.
 8. Typical WRITE times use checkerboard data pattern.



WRITE/ERASE CYCLE
WE#-CONTROLLED WRITE/ERASE



TIMING PARAMETERS

Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$)
Extended Temperature ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$)


SYMBOL	-8/-8 ET		UNITS
	MIN	MAX	
t _{WC}	80		ns
t _{WPH}	30		ns
t _{WP}	50		ns
t _{AS}	50		ns
t _{AH}	0		ns
t _{DS}	50		ns
t _{DH}	0		ns
t _{CS}	0		ns
t _{CH}	0		ns
t _{VPS1}	200		ns

SYMBOL	-8/-8 ET		UNITS
	MIN	MAX	
t _{RS}	600		ns
t _{RHS}	100		ns
t _{WED1}	4.5		μs
t _{WED2}	100		ms
t _{WED3}	100		ms
t _{WED4}	500		ms
t _{WB}	200		ns
t _{VPH}	0		ns
t _{RHH0}	0		ns

- NOTE:**
1. Address inputs are "Don't Care" but must be held stable.
 2. If BYTE# is LOW, data and command are 8-bit. If BYTE# is HIGH, data is 16-bit and command is 8-bit.
 3. Either RP# at V_{HH} or WP# HIGH unlocks the boot block.



WRITE/ERASE CYCLE
CE#-CONTROLLED WRITE/ERASE



TIMING PARAMETERS

Commercial Temperature ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$)

Extended Temperature ($-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$)

SYMBOL	-8/-8 ET		UNITS
	MIN	MAX	
t _{WC}	80		ns
t _{CPH}	30		ns
t _{CP}	50		ns
t _{AS}	50		ns
t _{AH}	0		ns
t _{DS}	50		ns
t _{DH}	0		ns
t _{WS}	0		ns
t _{WH}	0		ns
t _{VPS1}	200		ns


SYMBOL	-8/-8 ET		UNITS
	MIN	MAX	
t _{RS}	600		ns
t _{RHS}	100		ns
t _{WED1}	4.5		μs
t _{WED2}	100		ms
t _{WED3}	100		ms
t _{WED4}	500		ms
t _{WB}	200		ns
t _{VPH}	0		ns
t _{RHH}	0		ns

- NOTE:**
1. Address inputs are "Don't Care" but must be held stable.
 2. If BYTE# is LOW, data and command are 8-bit. If BYTE# is HIGH, data is 16-bit and command is 8-bit.
 3. Either RP# at V_{HH} or WP# HIGH unlocks the boot block.



8Mb
SMART 5 BOOT BLOCK FLASH MEMORY


40-PIN PLASTIC TSOP I
(10mm x 20mm)



- NOTE:** 1. All dimensions in inches (millimeters) MAX or typical where noted.
MIN
2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.




**48-PIN PLASTIC TSOP I
(12mm x 20mm)**



- NOTE:** 1. All dimensions in inches (millimeters) MAX or typical where noted.
MIN
2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



44-PIN PLASTIC SOP¹
(600 mil)



- NOTE:**
1. Contact factory for availability.
 2. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 3. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

DATA SHEET DESIGNATION

Preliminary: This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmtg@micron.com, Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992

Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.



REVISION HISTORY

Rev. 2, PRELIMINARY 12/01

- Updated input capacitance specification
- Updated ^tRWH specification

Original document, PRELIMINARY, Rev. 1 7/01