
SLLS021E - JUNE 1986 - REVISED MAY 1998

- 8-Channel Bidirectional Transceiver
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down (V_{CC} = 0)
- Power-Up/Power-Down Protection (Glitch Free)



description

NOT RECOMMENDED FOR NEW DESIGNS

The SN75ALS163 octal general-purpose interface bus transceiver is a monolithic, high-speed, advanced low-power Schottky device. It is designed for two-way data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or 3-state mode. If talk enable (TE) is high, these outputs have the characteristics of open-collector outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and 400 mV minimum of hysteresis for increased noise immunity.

Output glitches during power up and power down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when $V_{CC} = 0$.

The SN75ALS163 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Function Tables

EACH DRIVER

INPUTS			OUTPUT		
D	TE	PE	В		
Н	Н	Н	Н		
L	Н	X	L		
Н	Χ	L	Z		
Х	L	Χ	Z		


EACH RECEIVER

	INPUTS	OUTPUT	
В	TE	PE	D
L	L	Χ	L
Н	L	X	Н
Х	Н	Χ	z

H = high level, L = low level,


X = irrelevant, Z = high-impedance state

logic symbol†




- [†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

logic diagram (positive logic)





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	5.5 V
Low-level driver output current	100 mA
Package thermal impedance, θ _{JA} (see Note 2)	97°C/W
Storage temperature range, T _{stq}	. − 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.

recommended operating conditions

		I	VIIN	NOM	MAX	UNIT
Supply voltage, V _{CC}			1.75	5	5.25	V
High-level input voltage, VIH			2			V
Low-level input voltage, V _{IL}					0.8	V
High level output output	Bus ports with pullups active				- 5.2	mA
High-level output current, IOH	Terminal ports				- 800	μΑ
	Bus ports				48	A
Low-level output current, IOL	Terminal ports				16	mA
Operating free-air temperature, T _A			0		70	°C

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SLLS021E - JUNE 1986 - REVISED MAY 1998

electrical characteristics over recommended supply-voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER			TEST CONDITIONS			TYP [†]	MAX	UNIT	
VIK	Input clamp voltage		I _I = -18 mA			- 0.8	-1.5	V	
V _{hys}	Hysteresis (V _{T+} – V _T)	Bus			0.4	0.65		V	
\/a	High-level output voltage	Terminal	$I_{OH} = -800 \mu A$,	TE at 0.8 V	2.7	3.5		V	
VOH		Bus	$I_{OH} = -5.2 \text{ mA},$	PE and TE at 2 V	2.5	3.3			
\/a:	Lave lavel autout vallage	Terminal	$I_{OL} = 16 \text{ mA},$	TE at 0.8 V		0.3	0.5	V	
VOL	Low-level output voltage	Bus	$I_{OL} = 48 \text{ mA},$	TE at 2 V		0.35	0.5	V	
loн	High-level output current (open-collector mode)	Bus	V _O = 5.5 V,	PE at 0.8 V, D and TE at 2 V			100	μΑ	
	Off-state output current	Bus	PE at 2 V,	V _O = 2.7 V			20	uА	
loz	(3-state mode)	bus	TE at 0.8 V	V _O = 0.5 V			-100		
Ц	Input current at maximum input voltage	Terminal	V _I = 5.5 V			0.2	100	μΑ	
lн	High-level input current	Terminal,	V _I = 2.7 V			0.1	20	μΑ	
I _Ι Γ	Low-level input current	PE, or TE	V _I = 0.5 V			-10	-100	μΑ	
	Short-circuit output current	Terminal			- 15	- 35	- 7 5	mA	
los		Bus			- 25	- 50	-125	IIIA	
ICC	Supply current		No load	Terminal outputs low and enabled		42	65	mA	
				Bus outputs low and enabled		52	80		
C _{I/O(bus)}	S) Bus-port capacitance		$V_{CC} = 0 \text{ to } 5 \text{ V},$	$V_{I/O} = 0 \text{ to } 2 \text{ V}, \qquad f = 1 \text{ MHz}$		30		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $\rm V_{CC}$ = 5 $\rm V$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYPT	MAX	UNIT	
^t PLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C _L = 30 pF, See Figure 1	7	20	ns	
tPHL	Propagation delay time, high-to-low-level output	Temma	erminar Bus		8	20		
^t PLH	Propagation delay time, low-to-high-level output	Bus		C _I = 30 pF,	7	14		
tPHL	Propagation delay time, high-to-low-level output	bus	Terminal	See Figure 2	9	14	ns	
^t PZH	Output enable time to high level				19	30		
^t PHZ	Output disable time from high level	TE	Bus	C _L = 15 pF,	5	12	ns	
tPZL	Output enable time to low level		16	Bus	See Figure 3	16	35	115
tPLZ	Output disable time from low level				9	20		
^t PZH	Output enable time to high level				13	30		
^t PHZ	Output disable time from high level	TE	TE Terminal	$C_{L} = 15 \text{ pF},$	12	20		
tPZL	Output enable time to low level		Terminar	See Figure 4	12	20	ns	
tPLZ	Output disable time from low level				11	20		
t _{en}	Output pull-up enable time	PE	Bus	C _L = 15 pF,	11	22	20	
tdis	Output pull-up disable time	1 -	Bus	See Figure 5	6	12	ns	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.




PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$
 - B. C_L includes probe and jig capacitance.


Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f
 - B. C_L includes probe and jig capacitance.

Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f

B. CL includes probe and jig capacitance.

Figure 3. TE-to-Bus Test Circuit and Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{Q} = 50 \Omega$.

B. C_I includes probe and jig capacitance.

Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f

B. C_L includes probe and jig capacitance.

Figure 5. PE-to-Bus Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS

TERMINAL HIGH-LEVEL OUTPUT VOLTAGE **HIGH-LEVEL OUTPUT CURRENT** $V_{CC} = 5$ V T_A = 25°C 3.5 V_{OH} - High-Level Output Voltage - V 3 2.5 2 1.5 1 0.5 0 0 -10 -15 -20 -25 -30 -35 -40 IOH - High-Level Output Current - mA Figure 6



TERMINAL OUTPUT VOLTAGE

BUS INPUT VOLTAGE





Figure 8

TYPICAL CHARACTERISTICS






Figure 9

Figure 10

BUS OUTPUT VOLTAGE vs TERMINAL INPUT VOLTAGE




Figure 11

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated