

- **Remote Terminal ADSL Line Driver**
 - Ideal for Both Full Rate ADSL and G.Lite
 - Compatible With 1:1 Transformer Ratio
- Low 2.7 pA/√Hz Noninverting Current Noise
 - Reduces Noise Feedback Through **Hybrid Into Downstream Channel**
- Wide Supply Voltage Range ± 5 V to ± 15 V
 - Ideal for ±12-V Operation
- **Wide Output Swing**
 - 42 Vpp Differential Output Voltage, $R_1 = 200 \Omega, \pm 12-V$ Supply
- **High Output Current**
 - 175 mA (typ)




- **High Speed**
 - 110 MHz (-3 dB, G=8, ±12 V)
 - 1500 V/ μ s Slew Rate (G = 8, \pm 12 V)
- Low Distortion, Single-Ended, G = 8
 - 83 dBc (250 kHz, 2 Vpp, 100-Ω load)
- Low Power Shutdown (THS6053)
 - 300-μA Total Standby Current
- **Thermal Shutdown and Short Circuit** Protection
- Standard SOIC, SOIC PowerPAD, and TSSOP PowerPAD™ Package
- **Evaluation Module Available**



description

The THS6052/3 is a high-speed line driver ideal for driving signals from the remote terminal to the central office in asymmetrical digital subscriber line (ADSL) applications. It can operate from ±12-V supply voltages while drawing only 5.2 mA of supply current per channel. It offers low -83 dBc total harmonic distortion driving a 100- Ω load (2 Vpp). The THS6052/3 offers a high 42-Vpp differential output swing across a 200- Ω load from a \pm 12-V supply. The THS6053 features a low-power shutdown mode, consuming only 300 μA quiescent current per channel. The THS6052/3 is packaged in a standard SOIC. SOIC PowerPAD™, and TSSOP PowerPAD™ packages.



RELATED PRODUCTS

DEVICE	DESCRIPTION
THS6042/3	350-mA, ±12 ADSL CPE line driver
THS6092/3	275-mA, +12 V ADSL CPE line driver
OPA2677	380-mA, +12 V ADSL CPE line driver
THS6062	Low noise ADSL receiver



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



AVAILABLE OPTION

		PACKAGED DEVICE						
TA	SOIC-8 (D)	SOIC-8 PowerPAD (DDA)	SOIC-14 (D)	TSSOP-14 (PWP)	EVALUATION MODULES			
0°C to 70°C	THS6052CD	THS6052CDDA	THS6053CD	THS6053CPWP	THS6052EVM THS6053EVM			
-40°C to 85°C	THS6052ID	THS6052IDDA	THS6053ID	THS6053IPWP	_			

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, V _{CC+} to V _{CC-}	33 V
Input voltage	± V _{CC}
Output current (see Note 1)	
Differential input voltage	± 4 V
Maximum junction temperature	150°C
Total power dissipation at (or below) 25°C free-air temperature	See Dissipation Ratings Table
Operating free-air temperature, T _A : Commercial	0°C to 70°C
Industrial	40°C to 85°C
Storage temperature, T _{stq} : Commercial	65°C to 125°C
Industrial	65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6052 and THS6053 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

DISSIPATION RATING TABLE

PACKAGE	AL^{θ}	θЈС	T _A = 25°C T _J = 150°C POWER RATING
D-8	95°C/W‡	38.3°C/W‡	1.32 W
DDA	45.8°C/W‡	9.2°C/W‡	2.73 W
D-14	66.6°C/W [‡]	26.9°C/W [‡]	1.88 W
PWP	37.5°C/W	1.4°C/W	3.3 W

[‡] This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the $\Theta_{\mbox{\scriptsize JA}}$ is168°C/W for the D–8 package and 122.3°C/W for the D–14 package.

recommended operating conditions

		MIN	NOM MAX	UNIT
Cumply valle as No 40 No	Dual supply	±5	±15	.,
Supply voltage, V _{CC+} to V _{CC-}	Single supply	10	30	V
	C-suffix	0	70	
Operating free-air temperature, T _A	I-suffix	-40	85	°C



electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = \pm 12 V, R_{FEEDBACK} = 750 Ω , R_L = 100 Ω (unless otherwise noted)

dynamic performance

	PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
			C 4 B- 4 I-O	V _{CC} = ±5 V	110			
		D 500	$G=1$, $R_F=1$ $k\Omega$	V _{CC} = ±12 V		120		
		R _L = 50 Ω	G= 2, $R_F = 680 \Omega$	V 15V 140V		100		
DIA	Omell simulate and vide (O dD)		G= 8, R _F = 330 Ω	$V_{CC} = \pm 5 \text{ V}, \pm 12 \text{ V}$		90		
BW	Small-signal bandwidth (–3 dB)	R _L = 100 Ω	G= 1, R _F = 1 kΩ	V _{CC} = ±5 V		150		MHz
				V _{CC} = ±12 V		170		
			G= 2, R _F = 680Ω	V _{CC} = ±5 V, ±12 V		135		
			G = 8, R_F = 330 $Ω$			110		
			V _{CC} = ±5 V	V _{CC} = ±5 V		650		
		V _O = 4 V _{PP}	V _{CC} = ±12 V	V _{CC} = ±12 V		850		
SR	Slew rate (see Note 2), G=8		V _{CC} = ±15 V	V _{CC} = ±15 V		950		V/μs
		V _O = 16 V _{PP}	V _{CC} = ±12 V	V _{CC} = ±12 V		1500		
			$V_{CC} = \pm 15 \text{ V}$	$V_{CC} = \pm 15 \text{ V}$		1700		

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

noise/distortion performance

	PARAMETER		1	EST CONDITIO	NS	MIN 7	ГҮР	MAX	UNIT
		Total harmonic distortion (single-ended		$R_L = 100 \Omega$,	V _{O(pp)} = 2 V		-83		
THD	Total harmonic distortion (sir			f = 250 kHz	V _{O(pp)} = 16 V		-78		dD.
THU	configuration)		Gain = 8, $V_{CC} = \pm 5 \text{ V},$	$R_L = 50 \Omega$,	V _{O(pp)} = 2 V		-74		dBc
				f = 250 kHz	V _{O(pp)} = 6 V		-72		
V _n	Input voltage noise		V _{CC} = ±5 V, ±12 V	f = 10 kHz ,			2.1		nV/√ Hz
		+Input	f = 10 kHz,	$V_{CC} = \pm 5 \text{ V},$			2.7		
l'n	Input current noise	-Input]	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$		1	10.7		pA/√Hz
,	0 1 1		f = 250 kHz, G = 2,	$V_{CC} = \pm 12 \text{ V},$ $R_L = 100 \Omega$	V _O = 2 Vp-p		-79		
XT	Crosstalk		f = 250 kHz, G = 2,	$V_{CC} = \pm 5 \text{ V},$ $R_L = 50 \Omega$	V _O = 2 Vp-p		-71		dBc

THS6052, THS6053 175 mA, \pm 12 V ADSL CPE LINE DRIVERS

SLOS293D - JUNE 2000 - REVISED DECEMBER 2001

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = \pm 12 V, R_{FEEDBACK} = 750 Ω , R_L = 100 Ω (unless otherwise noted) (continued)

dc performance

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
	hand Mark allows		T _A = 25°C		5	10	
Vos	Input offset voltage		T _A = full range			15	
	Differential offect value	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 6 \text{ V}$	T _A = 25°C		3	6	mV
	Differential offset voltage	-	T _A = full range			8	
	Offset drift		T _A = full range			30	μV/°C
	- Input bias current	V _{CC} = ±12 V, V _{CC} = ±6 V	T _A = 25°C		5	10	
			T _A = full range			12	
l	. Janut higo gurrant		T _A = 25°C		2	5	^
^I IB	+ Input bias current		T _A = full range			6	μΑ
	Differential insut him assument		T _A = 25°C		5	10	
	Differential input bias current		T _A = full range			12	
Z _{OL}	Open loop transimpedance	$V_{CC} = \pm 12 \text{ V},$ $V_{CC} = \pm 6 \text{ V}$	$R_L = 1 \text{ k}\Omega$,		1		$M\Omega$

input characteristics

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
.,	lanut accessos anada valtaria nana	$V_{CC} = \pm 12 \text{ V}$		±9.7	±10.1		
VICR	Input common-mode voltage range	V _C C = ±6 V	±3.8	±4.2		V	
CMRR	Common-mode rejection ratio $ V_{CC} = \pm 12 \text{ V}, $ $ V_{CC} = \pm 6 \text{ V} $	T _A = 25°C	59	66		dB	
CIVIKK	Common-mode rejection ratio	$VCC = \pm 6 V$	T _A = full range	57			uБ
_	land assistance	+ Input			1.5		$M\Omega$
R _I	Input resistance	- Input			15		Ω
Cl	Input capacitance				2		pF

output characteristics

	PARAMETER		TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
			$R_L = 50 \Omega$,	$V_{CC} = \pm 6 V$	±4.2	±4.6		
٧o	Output voltage swing	Single ended	Single ended $R_L = 100 \Omega$	$V_{CC} = \pm 12 \text{ V}$	±10.1	±10.5		V
				$V_{CC} = \pm 6 V$	±4.4	±4.8		
1-	Output ourrant		$R_L = 25 \Omega$,	$V_{CC} = \pm 12 \text{ V}$	150	175		mA
10	Output current		$R_L = 10 \Omega$,	V _{CC} = ±6 V	150	175		IIIA
ISC	Short-circuit current		$R_L = 0 \Omega$,	$V_{CC} = \pm 12 \text{ V}$		250		mA
	Output resistance		Open loop			14		Ω



electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 12 V, R_{FEEDBACK} = 750 Ω , R_L = 100 Ω (unless otherwise noted) (continued)

power supply

	PARAMETER			TEST CONDITIONS		TYP	MAX	UNIT
.,	Dual sup				±4.5		±16.5	.,
VCC	Operating range	Single supply					33	V
			V 140 V	T _A = 25°C		5.2	7	
loo			$V_{CC} = \pm 12 \text{ V}$	T _A = full range			8	mA
lcc	Quiescent current (each driver)			T _A = 25°C		4.5	6.5	
			$VCC = \pm 6 V$	T _A = full range			7.5	
			V 140 V	T _A = 25°C	-64	-62		
DODD	Development and a street and a		$V_{CC} = \pm 12 \text{ V}$	T _A = full range	-61	-		-ID
PSRR	Power supply rejection ratio		V _{CC} = ±6 V	T _A = 25°C	-60	-70		dB
				T _A = full range	-58			

shutdown characteristics (THS6053 only)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIL(SHDN)	Shutdown pin voltage for power up	$V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V} \text{ GND} = 0 \text{ V},$ (GND Pin as Reference)			0.8	V
VIH(SHDN)	Shutdown pin voltage for power down	$V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V}, \text{ GND} = 0 \text{ V},$ (GND Pin as Reference)	2			V
ICC(SHDN)	Total quiescent current when in shutdown state	$V_{GND} = 0 \text{ V}, V_{CC} = \pm 6 \text{ V}, \pm 12 \text{ V}$		0.3	0.7	mA
tDIS	Disable time (see Note 3)	V _{CC} = ±12 V		0.1		μs
t _{EN}	Enable time (see Note 3)	V _{CC} = ±12 V		0.4		μs
I _{IL} (SHDN)	Shutdown pin input bias current for power up	V _{CC} = ±6 V, ±12 V		40	100	μΑ
I _{IH} (SHDN)	Shutdown pin input bias current for power down	V _{CC} = ±6 V, ±12 V, V(SHND) = 3.3 V		50	100	μΑ

NOTE 3: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

APPLICATION INFORMATION




Figure 1. THS6052 ADSL Application With 1:1 Transformer Ratio







com 28-Aug-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
THS6052CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6052CDDA	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS6052CDDAG3	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS6052CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6052ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6052IDDA	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS6052IDDAG3	ACTIVE	SO Power PAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM
THS6052IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6053CPWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS6053CPWPRG4	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS6053ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6053IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS6053IPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS6053IPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



PACKAGE OPTION ADDENDUM

28-Aug-2008

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2009

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6053CPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 25-Sep-2009




*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	THS6053CPWPR	HTSSOP	PWP	14	2000	346.0	346.0	29.0

DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. This package complies to JEDEC MS-012 variation BA



DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{M}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions


4206322-4/J 01/11

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G14)

PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153




PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206332-2/W 05/11


NOTE: A. All linear dimensions are in millimeters





PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications www.ti.com/computers		
Amplifiers	amplifier.ti.com	Computers and Peripherals			
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com