# TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE *IMPACT™ PAL®* CIRCUITS

SRPS059 - FEBRUARY 1984 - REVISED APRIL 2000

High-Performance Operation:
 Propagation Delay
 C Suffix . . . 25 ns Max

M Suffix . . . 30 ns Max


- Functionally Equivalent, but Faster Than PAL16L8A, PAL16R4A, PAL16R6A, and PAL16R8A
- Power-Up Clear on Registered Devices (All Register Outputs Are Set High, but Voltage Levels at the Output Pins Go Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The TIBPAL16' C series is characterized from 0°C to 75°C. The TIBPAL16' M series is characterized for operation over the full military temperature range of –55°C to 125°C.



TIBPAL16L8'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)


**|** | 9

GND L

10

12 0

11 [] I





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


These devices are covered by U.S. Patent 4,410,987. IMPACT is a trademark of Texas Instruments. PAL is a registered trademark of Advanced Micro Devices Inc




# TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE *IMPACT™ PAL®* CIRCUITS

SRPS059 FEBRUARY 1984 – REVISED APRIL 2000







TIBPAL16R4'
C SUFFIX ... FN PACKAGE
M SUFFIX ... FK PACKAGE
(TOP VIEW)




TIBPAL16R6'
C SUFFIX . . . J OR N PACKAGE
M SUFFIX . . . J OR W PACKAGE
(TOP VIEW)




TIBPAL16R6'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)



TIBPAL16R8'
C SUFFIX . . . J OR N PACKAGE
M SUFFIX . . . J OR W PACKAGE
(TOP VIEW)





TIBPAL16R8'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)





# functional block diagrams (positive logic)






denotes fused inputs




# functional block diagrams (positive logic)

#### TIBPAL16R6' OE EN 2 CLK > C1 I = 1 2▽ - Q 8 32 × 64 1D 8 Q Q 8 16 × ⊳ 16 8 Q 6 8 Q 16 2 Q 8 $EN \ge 1$ 7 $\nabla$ I/O I/O 7




occupied denotes fused inputs























# TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE *IMPACT™ PAL®* CIRCUITS

SRPS059 - FEBRUARY 1984 - REVISED APRIL 2000

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)		7 V
Input voltage (see Note 1)	5	.5 V
Voltage applied to disabled output (see Note 1)	5	.5 V
Operating free-air temperature range	0°C to 7	′5°C
Storage temperature range, T <sub>stq</sub> 65	5°C to 15	O°C

NOTE 1: These ratings apply, except for programming pins, during a programming cycle.

### recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.75	5	5.25	V	
VIH	High-level input voltage		2		5.5	V	
V <sub>IL</sub>	Low-level input voltage				0.8	V	
ІОН	High-level output current				-3.2	mA	
lOL	Low-level output current				24	mA	
fclock	Clock frequency		0		30	MHz	
	Pulse duration, clock (see Note 2)	High	10			ns	
t <sub>W</sub>	Fulse duration, clock (see Note 2)	15			113		
t <sub>su</sub>	Setup time, input or feedback before clock↑		20			ns	
t <sub>h</sub>	Hold time, input or feedback after clock↑		0			ns	
TA	Operating free-air temperature		0	25	75	°C	

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f<sub>clock</sub>. The minimum pulse durations specified are for clock high or low only, but not for both simultaneously.



# TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE $IMPACT^{TM}$ $PAL^{\textcircled{\tiny B}}$ CIRCUITS

SRPS059 - FEBRUARY 1984 - REVISED APRIL 2000

# electrical characteristics over recommended operating free-air temperature range

Р	ARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		$V_{CC} = 4.75 \text{ V},$	I <sub>I</sub> = -18 mA				-1.5	V	
Vон		$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3.2 \text{ mA}$		2.4	3.3		V	
VOL		$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 24 \text{ mA}$			0.35	0.5	V	
10=11	Outputs	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V				20		
lozh	I/O ports	VCC = 5.25 V,	V() = 2.7 V	V <sub>O</sub> = 2.7 V			100	μΑ	
lo=	Outputs	V00 - 5 25 V	V <sub>O</sub> = 0.4 V	- 0.41/			-20		
lozL	I/O ports	V <sub>CC</sub> = 5.25 V,	VO = 0.4 V				-250	μΑ	
lį		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V				0.1	mA	
lН		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V				20	μΑ	
Ι <sub>Ι</sub> L		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V				-0.25	mA	
I <sub>O</sub> ‡		$V_{CC} = 5.25 \text{ V},$	V <sub>O</sub> = 2.25 V		-30		-125	mA	
Icc		$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0,	Outputs open		75	100	mA	

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
f <sub>max</sub>				30			MHz
<sup>t</sup> pd	I, I/O	O, I/O			15	25	ns
<sup>t</sup> pd	CLK↑	Q	R1 = $500 \Omega$ ,		10	15	ns
t <sub>en</sub>	OE↓	Q	R2 = 500 Ω,		15	20	ns
<sup>t</sup> dis	OE↑	Q	See Figure 3		10	20	ns
t <sub>en</sub>	I, I/O	O, I/O	]		14	25	ns
<sup>t</sup> dis	I, I/O	O, I/O			13	25	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one-half of the short-circuit output current, I<sub>OS</sub>.

# TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE *IMPACT* TM *PAL*® CIRCUITS

SRPS059 - FEBRUARY 1984 - REVISED APRIL 2000

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	-55°C to 125°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

NOTE 1: These ratings apply, except for programming pins, during a programming cycle.

### recommended operating conditions

			MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	V	
VIH	High-level input voltage		2		5.5	V	
V <sub>IL</sub>	Low-level input voltage				0.8	V	
IOH	High-level output current				-2	mA	
loL	Low-level output current				12	mA	
fclock	Clock frequency		0		25	MHz	
	Pulse duration, clock (see Note 2)	High	15				
t <sub>W</sub>	Fulse duration, clock (see Note 2)	20			ns		
t <sub>su</sub>	Setup time, input or feedback before clock↑		25			ns	
th	Hold time, input or feedback after clock↑		0			ns	
TA	Operating free-air temperature		-55	25	125	°C	

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f<sub>clock</sub>. The minimum pulse durations specified are for clock high or low only, but not for both simultaneously.



# TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE $\mathit{IMPACT}^{\mathsf{TM}}$ $\mathit{PAL}^{\mathsf{B}}$ CIRCUITS

SRPS059 - FEBRUARY 1984 - REVISED APRIL 2000

# electrical characteristics over recommended operating free-air temperature range

P	ARAMETER		TEST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA				-1.5	V	
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.2		V	
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 12 \text{ mA}$			0.25	0.4	V	
10.711	Outputs	V00 - 5 5 V	Va - 27V				20		
lozh	I/O ports	V <sub>CC</sub> = 5.5 V	V() = 2.7 V	$V_0 = 2.7 \text{ V}$			100	μΑ	
1071	Outputs	V00 - 5 5 V	V <sub>O</sub> = 0.4 V				-20		
lozL	I/O ports	V <sub>CC</sub> = 5.5 V,	VO = 0.4 V				-250	μΑ	
١.	Pin 1, 11	V00 = 5.5.V	V <sub>I</sub> = 5.5 V				0.2	mA	
li l	All others	$V_{CC} = 5.5 \text{ V},$	v  = 3.5 v	= 3.3 V			0.1	ША	
	Pin 1, 11						50		
ΊΗ	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 2.7 \ V$				100	μΑ	
	All others						20		
1	I/O ports	V 55V	V <sub>2</sub> 0.4 V				-0.25	mA	
II∟	All others	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.4 V$				-0.2	IIIA	
los‡		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V		-30		-250	mA	
Icc		$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0,$	Outputs open		75	105	mA	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				25			MHz
<sup>t</sup> pd	I, I/O	O, I/O			15	30	ns
t <sub>pd</sub>	CLK↑	Q	R1 = 390 Ω,		10	20	ns
t <sub>en</sub>	OE↓	Q	R2 = 750 Ω,		15	25	ns
<sup>t</sup> dis	OE↑	Q	See Figure 4		10	25	ns
t <sub>en</sub>	I, I/O	O, I/O	]		14	30	ns
t <sub>dis</sub>	I, I/O	O, I/O	1		13	30	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test-equipment degradation.

SRPS059 - FEBRUARY 1984 - REVISED APRIL 2000

### programming information


Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic also is available, upon request, from the nearest TI field sales office or local authorized TI distributor, by calling Texas Instruments at +1 (972) 644–5580, or by visiting the TI Semiconductor Home Page at www.ti.com/sc.

### preload procedure for registered outputs (see Figure 1 and Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With V<sub>CC</sub> at 5 V and Pin 1 at V<sub>IL</sub>, raise Pin 11 to V<sub>IHH</sub>.
- Step 2. Apply either V<sub>IL</sub> or V<sub>IH</sub> to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.



NOTE 3:  $t_d = t_{SU} = t_h = 100 \text{ ns to } 1000 \text{ ns V}_{IHH} = 10.25 \text{ V to } 10.75 \text{ V}$ 


Figure 1. Preload Waveforms

# TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE *IMPACT™ PAL®* CIRCUITS

SRPS059 - FEBRUARY 1984 - REVISED APRIL 2000

### power-up reset (see Figure 2)

Following power up, all registers are set high. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V<sub>CC</sub> be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.




<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

Figure 2. Power-Up Reset Waveforms




<sup>&</sup>lt;sup>‡</sup>This is the setup time for input or feedback.

### PARAMETER MEASUREMENT INFORMATION



### LOAD CIRCUIT FOR 3-STATE OUTPUTS




- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f \leq$  2 ns, duty cycle = 50%
  - D. When measuring propagation delay times of 3-state outputs from low to high, switch S1 is closed. When measuring propagation delay times of 3-state outputs from high to low, switch S1 is open.
  - E. Equivalent loads may be used for testing.


Figure 3. Load Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION



### **LOAD CIRCUIT FOR 3-STATE OUTPUTS**



- NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  10 MHz,  $t_\Gamma$  =  $t_f \leq$  2 ns, duty cycle = 50%
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.

Figure 4. Load Circuit and Voltage Waveforms



# PACKAGE OPTION ADDENDUM

www.ti.com

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-85155052A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
5962-8515505RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
5962-8515505SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples
5962-85155062A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
5962-8515506RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
5962-8515506SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples
5962-85155072A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
5962-8515507RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
5962-8515507SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples
5962-85155082A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
5962-8515508RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
5962-8515508SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples
JM38510/50605BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
JM38510/50606BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
JM38510/50607BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
JM38510/50608BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
TIBPAL16L8-25CFN	ACTIVE	PLCC	FN	20	46	TBD	CU SNPB	Level-1-220C-UNLIM	Purchase Samples
TIBPAL16L8-25CJ	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI	Samples Not Available
TIBPAL16L8-25CN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	Purchase Samples
TIBPAL16L8-30MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
TIBPAL16L8-30MJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
TIBPAL16L8-30MJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
TIBPAL16L8-30MWB	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples
TIBPAL16R4-25CFN	ACTIVE	PLCC	FN	20	46	TBD	CU SNPB	Level-1-220C-UNLIM	Purchase Samples
TIBPAL16R4-25CJ	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI	Samples Not Available
TIBPAL16R4-25CN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	Purchase Samples
TIBPAL16R4-30MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
TIBPAL16R4-30MJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
TIBPAL16R4-30MJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
TIBPAL16R4-30MWB	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples





www.ti.com 2-Sep-2010

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TIBPAL16R6-25CFN	ACTIVE	PLCC	FN	20	46	TBD	CU SNPB	Level-1-220C-UNLIM	Purchase Samples
TIBPAL16R6-25CN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	Purchase Samples
TIBPAL16R6-30MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
TIBPAL16R6-30MJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
TIBPAL16R6-30MJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
TIBPAL16R6-30MWB	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples
TIBPAL16R8-25CFN	ACTIVE	PLCC	FN	20	46	TBD	CU SNPB	Level-1-220C-UNLIM	Purchase Samples
TIBPAL16R8-25CN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	Purchase Samples
TIBPAL16R8-30MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	Purchase Samples
TIBPAL16R8-30MJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	Purchase Samples
TIBPAL16R8-30MWB	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	Purchase Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used betwee the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





2-Sep-2010

# 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



### FK (S-CQCC-N\*\*)

### **28 TERMINAL SHOWN**

### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### FN (S-PQCC-J\*\*)

### 20 PIN SHOWN

### PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps